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ABSTRACT
This final report covers the significant activities associated with the design and development
of Power Conditioning Equipment (PCE) for the Thermoelectric Outer Planet Spacecraft (TOPS)
program. The work was performed under JPL Contract No. 952536 during the period from
April 1969 through December 1971. During this period four quarterly technical reports were
issued along with biweekly progress reports and numerous topical reports. This final report
has assembled the more significant results of this overall effort.
One major aspect of the program included the design, assembly and test of various breadboard
power conditioning elements. Among others these included a quad-redundant shunt regulator,
a high voltage (_ 3500 vdc) Traveling Wave Tube dc-to-dc converter, two-phase gyro inverters
and numerous solid-state switching circuits. Toward the end of the development effort many
of these elements were arranged in a typical subsystem configuration and tests were conducted
which demonstrated basic element compatibility.
In parallel with the development of the basic power conditioning elements, system studies were
continued during the entire effort. As new mission related data became available from JPL,
the design effort for the PCE was examined and a suitable system configuration was gradually
evolved. The salient features of the selected power subsystem configuration are as follows:
c The PCE regulates the power from the radioisotope thermoelectric generator
(RTG) power source at 30 vdc by means of a quad-redundant shunt regulator.
* 30 vdc power is used by certain loads, but is more generally inverted and
distributed as square-wave ac power.
· A protected bus is used to assure that power is always available to the Control
Computer Subsystem (CCS) to permit corrective action to be initiated in re-
sponse to fault conditions.
· Various levels of redundancy are employed to provide high subsystem reliability.
iii
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A/C Attitude Control Subsystem
AEC Atomic Energy Commission
ASI Amperes per Square Inch
BOM Beginning of Mission
CCS Control Computer Subsystem
CDS Command Decoder Subsystem
CG Command Generator
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CT Current Throttle
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T/C Thermal Control Subsystem
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The detailed design and breadboard test results of those circuits investigated for the functions
of the Power Conditioning Equipment are presented in the following sections. Also included
is a detailed Failure Modes, Effect, and Criticality Analysis (FMECA) for those circuits
s elected for the baseline- design.
5.1 CURRENT THROTTLE
5.1.1 FUNCTIONAL REQUIREMENTS
The Current Throttle (CT) is to provide a path to the Main Bus (MB) such that after the Pro-
tected Bus (PB) loads are satisfied, the remaining power of RTG No. 1 can be used by the
MB loads (see Figure 5. 1-1). This is to be accomplished by limiting the current to the MB
in order to maintain the PB voltage. The CT is to meet the requirements of Table 5. 1-1
while operating in two modes: a passing mode when the MB voltage is within specification;
and a limiting mode when failures cause the MB voltage to drop below specification.
Table 5. 1-1. Current Throttle Requirements *
* These functional requirements are those to which the breadboard was designed and tested.
Since the breadboard testing, the theory of operation has remained the same with a change
to the input voltage requirement.
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CT Input MB Pass Efficiency
Operating Voltage Voltage Current
Mode (vdc) (vdc) (amperes) (Percent)
Pass 30.3 to 33.3 30. 0 + 0. 30 0 to 5 95@
3 amperes
Limit 30.50 + 0.30 0 to 29.7 0.9 to 3.5 --




Figure 5. 1-1. Current Throttle Interface Block Diagram
OUTPUT










The Current Throttle shown schematically in Figure 5.1-2 is primarily a series regulator
that senses its input rather than output voltage. It consists of a reference (CR1), a sense
circuit (R1, R3, R4), a high gain amplifier (Al), current amplifiers (Q1, Q2), and the pass
element (Q3).
When operating in the pass mode, the Al output is high causing Q3 to be near saturation. A
decrease in the output voltage would lower the input due to the small voltage drop across Q3.
This then causes operation in the limit mode. A decrease in V. reduces the output of Al and
results in a decrease of base drive to Q3. This results in an increase in voltage drop across
Q3 which maintains the CT input voltage (Vi ).in
When in the limit mode, the gain of Q3 increases as it begins operating in its linear region.
The network R7, R8, C3 reduces Q1 gain to prevent it and the amplifier Al from operating
to their cut-off regions where Q3 gain increases.
To reduce the dissipation in Q3 when in the limit mode, a current generator circuit was
added which shunts slightly less than the minimum current the RTG can provide to the Main
Bus. Two configurations of the current generator were tested. Configuration A and Con-
figuration B were designed to bypass 3 amperes and 0. 9 ampere respectively.
A quad arrangement of zener diodes was used in the current generator to prevent a single
failure from drastically altering the bypassed current.
There is little thermal stress on the CT elements when operating in the pass mode. During
the limit mode, however, it is possible that Q3 could dissipate as much as 80 watts. This
possibly will elevate the junction temperature above the steady state maximum imposed for
reliability, but duration of the limit mode operation is restricted by failure correction
mechanisms to less than 1 second.
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Temperatures obtainable in the transistor when packaged for flight cannot be determined
until an actual mechanical design permits calculation of thermal resistances. It is felt if
Q3 junction temperature does not exceed 2000C during the short high power mode, this
Current Throttle design is adequate.
5.1.3 TEST RESULTS
The setup as shown in Figure 5.1-3 was used to test a development breadboard (CT No. 1)
and a quality breadboard (CT No. 2) over the temperature range of -10 to +1000C. Dynamic
response of CT No. 1 was determined using the setup of Figure 5. 1-4.
The development breadboard was Vector-board constructed with the power transistors
mounted to finned heat sinks, while the quality breadboard was mounted in a 7 x 9 x 2 inch
aluminum chassis.
5. 1.3.1 Development Breadboard (CT No. 1)
The schematic of CT No. 1 is shown in Figure 5. 1-5.
The CT output was loaded to cause operation in the limit mode. Figure 5. 1-6, which pre-
sents the effect on terminal voltage as the temperature is varied, shows that the terminal
voltage variation is directly related to the zener diode (IN 827) change with temperature. The
input voltage requirement of Table 5. 1-1 was met. During this test, the voltage drop across
the Current Throttle was varied at each temperature to determine the change in regulation.
These results are summarized on the following chart.
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Temp
; D C | -10 +10 +25 +40 +100
Vdrop 1. 5 to 1.5 to 1.5 to 1. 5 to 1.5 to
range 30.0 30.0 30.0 30.0 24.0
AV
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M - CURRENT THROTTLE LOAD CURRENT
M 4 - CURRENT THROTTLE LOS8 CURRENT4
Figure 5.1-3. Temperature Test Setup
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Figure 5.1-6. Current Throttle No. 1 Regulation Versus Temperature
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The CT power dissipation while operating in the pass mode was calculated:
Power Dissipation = ( drop x Iload) + ( in x loss current)
These results were plotted for various load current in Figure 5.1-7. This data was used
to determine efficiency in the pass mode as follows:
(PercentL x in) - Power Dissipation X 100
Lx in
Efficiency as shown on Figure 5. 1-8 exceeded the requirement of 95 percent at 3 amperes.
Next, the CT voltage drop in the pass mode was measured as load current (current through
CT) was varied. The results are shown in Figure 5.1-9. Since values higher than antici-
pated were measured, a bench test shown as "Free Room Air" was performed. The data
identified as "Free Room Air Including Wires" was measured at the same point as the tem-
perature chamber voltage drop was measured. The effect of the wiring is evident when the
measurement point is moved to be directly across the pass transistor Q3 as shown by the
data titled "Free Room Air Across Pass Transistor. " The difference between the two
curves represent about 0. 03 ohms of wiring. Consequently, the voltage drop, power dis-
sipation and efficiency results include some line loss.
The power dissipation in the pass transistor Q3 and the constant current transistor Q5 is
shown in Figure 5. 1-10 when operating in the limit mode. In this case, the constant current
generator was in Configuration A which shunts 3 amperes.
Dynamic tests of CT No. 1 were performed to measure the response to step loading the
output which causes transition from the pass mode to the limit mode of operation. Also,
effect of varying the compensation of the high gain amplifier Al on the CT response was
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Figure 5.1.-7. Current Throttle No. 1




Figure 5.1-8. Current Throttle No. 1
Efficiency versus Load Current
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Figure 5.1-9. Current Throttle No. 1









| I MATGNITUDE TIME




Current Final Compensation Magnitude Duration
(amps) (volts) (pf) (volts) s)
2.90 5 10 0.13 122
2.90 5 20 0.20 165
2.90 5 39 0.27 235
2.90 15 10 0.45 46
2.90 15 20 0.63 74
2.90 15 39 0.98 118
< 0.01i 5 10 0.15 115
< 0.01 5 20 0.20 175
< 0.01 5 39 0.28 250
< 0.01 15 10 0.47 50
< 0.01 15 20 0.60 76
< 0.01 15 39 1.02 125
Figure 5. 1-11. Compensation Tradeoff and Undershoot Results
(Data Interpreted from Photographs)
5. 1. 3.2 Quality Breadboard (CT No. 2)
The schematic of CT No. 2 was the same as CT No. 1 except a LM 208 was used in place
of the LM 101A operational amplifier.
Two constant current sections were tested by changing the values of R12 and R13. Con-
figuration A identifies the 3 ampere and Configuration B the 0. 9 ampere unit.
The results of regulation tests over the temperature range show that both were within the
specified requirement (see Figure 5. 1-12).
Figures 5.1-13 and 5. 1-14 show the voltage drop across the CT when operating in the pass
mode. As with the same test performed on CT No. 1, it was found that these measure-
ments included about 0. 04 ohms of wiring drop and therefore are slightly larger than actual.
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Figure 5. 1-13. Current Throttle No. 2
Voltage Drop versus Load Current
Configuration A
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Figure 5.1-14. Current Throttle No. 2































The power dissipation and efficiency were determined in the same manner as CT No. 1
and are shown on Figures 5.1-15 and 5.1-16.
5.1. 4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component
is shown on Table 5.1-2. Its purpose was to analyze the operation of each piece part to
determine single failure effects on the component operation.
5. 1. 4. 1 Special Recommendations
When the Standby Current Throttle is switched on into an overvoltage condition on the Pro-
tected Bus due to an open failure of the main Current Throttle, it will turn on to load the
bus and bring it into regulation within 500 microseconds. The LM208 op amp is rated for
a maximum source voltage of 40 vdc which is below the 41 vdc transient overvoltage level
expected on the Protected Bus. It is recommended that the LM208 be replaced by an
LM1O1A which is rated for a higher source voltage.
5.1. 4.2 Piece Part and Circuit Failure Rates
The following tabulation (Table 5.1-3) was derived using the Current Throttle schematic
(Figure 5. 1-2) and the approved piece part failure rates.
-25°C
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20gure I . 1-52 S 2 4 5
LOAD CURRENT (A-8) LA CUMHT (AM)
Figure 5.1-15. Current Throttle No. 2 Figure 5.1-16. Current Throttle No. 2
Total Power Dissipation versus Load Current Efficiency versus Load Current
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5.2 CURRENT THROTTLE STEERING SWITCH
5.2. 1 FUNCTIONAL REQUIREMENTS (Figure 5.2-1)
The current throttle steering switch provides the power path through one of two current
throttles. Normally, one is specified as prime, and the second throttle is selected only if
the first one is known to have failed. The electronics of the steering switch senses the
voltage on the Protected Bus to detect a current throttle failure. The second throttle is
selected if the Protected Bus voltage exceeds 32. 8 +0. 3 volts or falls below 31. 6 - 0. 3 volts
dc. The selection of either current throttle can be done by CCS command and the steering
switch design must be such that no failure in the voltage detection circuitry overrides a sub-
sequent command. To avoid erroneous switchover due to system transients, a 1 to 5 milli-
second delay was required.
PROTECTED DC BUS
STEERING




Figure 5.2-1. Current Throttle Steering Switch Interface Block Diagram
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These functional requirements are those to which the breadboard was designed and tested.
Since the breadboard testing, the theory of operation has remained the same with a change
to the Protected Bus voltage levels at which the second current throttle is selected.
5.2.2 DESIGN DESCRIPTION (Figure 5.2-2)
The steering switch is simply a DPDT mag latch relay with coil drivers for command inter-
face. An under/over voltage detector can also provide the select current throttle (CT)
No. 2 command, capacitively coupled to provide greater than 10 milliseconds command
pulse width, and permit command override reset to No. 1 despite a detector output.
Energy storage is provided for selecting CT No. 2 since a fault on the Main Bus will pull down,
the Protected Bus if the CT No. 1 has failed short. The 62 ohm resistor in the B+ line along
with the 100 /if energy storage capacitor prevents damage to the amplifier due to the high
voltage transient (50-60 volts) which occurs either when the RTG feeding the main bus is
unloaded due to a CT failure open or during transfer of the steering relay.
5.2.3 TEST RESULTS
Two units (a breadboard and a qual unit) were performance tested from -20 to 850C ambient
temperature. The relay coil (2 amp crystal can relay) was simulated with a 600 6 resistor.
The qual unit was constructed on a card and mounted with the current throttle qual unit.
The test setup is shown in Figure 5.2-3. The power supply voltage was slowly raised or
lowered until the operational amplifier output went high and the corresponding bus voltage
was recorded. The power supply was then slowly changed back toward the deadband until
the operational amplifier returned to a low voltage and the corresponding bus voltage was
recorded as the reset level.
Photographs of the output (simulated relay coil) voltage waveform were taken to analyze
delay and pulse width. The operational amplifier was found to go high in less than 50 is
after a trip condition occurred on the bus, so the operational amplifier output was used to










Figure 5.2-3. Current Throttle Steering Switch Test Setup
Photographs were taken of the delay for both high and low trip. Photographs were also taken
of the output duration for low trip, and for low trip caused by opening the power line (S1) which
tested the adequacy of the energy storage.
The power consumption was determined by measuring the dc current with a milliammeter
at 32. 0 volts. The meter was removed for trip tests.
Figures 5.2-4 and 5.2-5 are the schematics of the two units tested. The breadboard unit was
tested before the delay requirement was imposed and the pulse width was far in excess of the
desired 10 ms (34 ms at 25 C). The trip points were also different from the qual unit due to
a requirements revision, but the test still serves to demonstrate the design adequacy. The
trip point results are given in Figure 5.2-6.
Several changes were made in the qual unit design (Figure 5.2-5) based on results of the
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Figure 5.2-6. Current Throttle 
Steering Switch Trip Voltages 
- Breadboard
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resistor was placed downstream in the power path from the zener current source to prevent
the negative feedback through the reference which occurs when current drawn due to a
response to a trip condition increased the voltage drop across the 62 Q . The corresponding
slight decrease in zener voltage which occurs in the breadboard configuration can cause
oscillation at the trip point. The diff-amp collector was moved to the anode side of the block-
ing diode to preclude the waste of that current out of the energy storage capacitor in the event
of severe undervoltage.
Figure 5.2-7 presents the summary of the qual unit test results. Delay times and pulse
durations are taken from photographs of oscilliscope traces. Figure 5.2-8 graphically pre-
sents the trip point results versus specification. Carbon film resistors were used in the
voltage sense dividers which probably accounts for the slope of the low trip point. The slope
and amount of variation of the low trip point given in Figure 5.2-6, breadboard unit results,
is consistent with tests done with the voltage sense divider located outside the temperature
chamber.
Temperature - OC
Performance Function -20 0 25 55 85
High Trip 32.82 32.82 32.81 32.81 32. 79
High Trip Reset 32.76 32.75 32.75 32.74 32.73
Low Trip 31.49 31.54 31. 60 31.74 31.80
Low Trip Reset 31. 56 31. 60 31. 66 31. 68 31. 74
DC Supply Current 9.9 ma 10. 0 ma 10. 0 ma 10. 1 ma 10.2 ma
@ 32.0 Volts
DC Power 317 mw 320 mw 320 mw 323 mw 326 mw
(32.0 x I Supply)
High Trip Time Delay 2.25 ms 2.25 ms 2.2 ms
Low Trip Time Delay 2.45 ms 2.4 ms 2.35 ms
Low Trip Output 24 ms 34 ms 41 ms
Pulse Width
Power Turn Off Output 11. 5 ms 13 ms 15. 5 ms
Pulse Width
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The output time delay range of 2.2 to 2.45 milliseconds well exceeds the 1 to 5 millisecond
allowed range. Figure 5.2-9 presents the output pulse duration for low trip and power turn
off. It can be determined from the photographs that the low temperature pulse duration for
power turnoff is being determined by the energy storage capacitor. Since the test results
are quite close to the desired 10 milliseconds, an increase of 20% was deemed desirable for
the flight energy storage capacitor.
In addition to the changes in design for the flight unit indicated above, higher voltage tran-
sistors should be used as indicated on the schematic to preclude failure of the command
circuits in the event that a double failure or test condition results in this circuit seeing
the unloaded RTG voltage (50-60 Volts) for longer than a transient condition.
5.2.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component
is shown on Table 5.2-1. Its purpose was to analyze the operation of each piece part to





































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































The shunt regulator assembly regulates the spacecraft main bus voltage such that the electrical
power drawn from the RTG power source is relatively constant. This permits operation of the
RTG at a practically constant voltage near its maximum power point. The main bus is regula-
ted to 30 volts dc + 1 percent by remote voltage sensing this bus and shunting the appropriate
amount of current to maintain the voltage within the allowable range. This regulation takes
place over all combinations of load variation, input line variation, temperature variation and
long term drift.
5.3.2 DESIGN DESCRIPTION (FIGURE 5.3-1i)
The overriding design criteria for the shunt regulator is that no single failure degrades the
overall operation in any manner. This goal is satisfied by a quad-redundant configuration.
Each of the four regulators (Figure 5.3-2) is composed of four sequenced stages which are
serially operated as the load demand decreases and the corresponding shunted current increases.
A detailed schematic of one regulator of the quad is shown in Figure 5.3-3.
As the load demand decreases and the bus voltage begins to rise above the trip level set by
the select-by-test resistor in the reference of the error amplifier- Al, the output of Al rises
to turn on transistor-Q53 which drives the base of transistor-Q54, the control element of the
Zener diode sequencing logic. As Q54 initially turns on, it begins to drive transistor-Q1 which
is the driver of the shunting transistors of the first sequence. Which transistor of the three
parallel transistors-Q5, Q6, Q7 turns on first is controlled by the characteristics of the trans-
istor. That transistor with the lowest VBE will turn on first. Once one of the three has turned
on, however, the negative feedback caused by the resistor in the emitter of the transistor
causes the others to turn on and consequently share the shunted current equally. As the load
demand continues to decrease, the output of Al continues to rise which ultimately causes the
voltage at the emitter of Q54 to rise. When the voltage reaches 3. 3 volts, the second sequence
turns on; when the voltage reaches 6. 2 volts, the third sequence turns on; when the voltage
reaches 9. 1 volts, the fourth sequence turns on. Each of last three sequences is identical in
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theory of operation to the first except for the fact that it contains two parallel shunting
transistors, instead of three, for a corresponding reduced shunt power capability. Each of
the other three regulators of the quad-redundant configuration is identical in design to that
shown in Figure 5. 3-3. Due to the high gain of the operational amplifier and the discrete
values available for setting the regulation point for each op amp, the precise points of
regulation for each regulator in the quad do not overlap. The particular regulator in the
quad which turns on first is a function of the characteristics of the op amp, its reference
voltage, and the sample of the main bus provided by its voltage divider. Once a particular
sequence is regulating however, one regulator in either the upper or lower half of the quad
will be operating in the linear region while the regulator in parallel is off. The two regula-
tors in the corresponding alternate half will be either one off and the other saturated or both
in a saturated mode. When a particular sequence's shunt capability is reached and it satu-
rates, the next sequence begins operation. The criteria controlling which half will be operat-
ing and which half will be saturated is identical to that of the previous sequence and conse-
quently arbitrarily controlled by internal piece part characteristics. This operation continues
until the full 720 watt capability of the shunt is exceeded and the shunt can no longer regulate.
The gains of the power transistors vary from 17. 5 to 29. 0 depending on the particular se-
quence and mode of operation. Using a gain of 25 for the power transistors, 0. 9 volts for
VBE, and 10 volts to turn on all four sequences via the zener diode logic, less than a 21 volt
output of the op amp will produce near saturation of all four sequences. Therefore, using
the typical large signal voltage gain of the op amp of 300 volts/millivolt, and a 1:5 voltage
sense divider, the bus voltage swing required to provide zero to maximum shunting is merely
0. 35 millivolts. This is the reason for the extremely tight regulation versus load ability of
the shunt regulator. The variation in regulation occurs only as a function of temperature.
To illustrate the shunt regulator's inherent protection against single piece part failure modes
consider the case if one of the transistors of a quad were to fail open, its particular parallel
partner (or partners, in the case of the first sequence) in that section of the quad can still
shunt the necessary current and remain operating in the required derated region. If the
transistor were to fail short, that section of the quad would be lost. Then the section in
parallel would operate in a saturated mode while one of the sections in other half of the quad
would control in the linear region.
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5.3.3 TEST RESULTS
The RTG was simulated by two 30 volt power supplies, connected in series, with an in line
1. 5n resistor to simulate beginning of mission source characteristics. Steady state volt-
ages were measured with a digital voltmeter, Hewlett-Packard model 3460B. Currents were
measured with Weston Portable Standard Ammeter, Model 931. Transient and ac voltages
were measured on a Tektronix oscilloscope, Model 545B, using type 533 and CA preamps.
ac currents were measured on the oscilloscope as the voltage across a. 005 n shunt. AC
currents for impedance measurements were generated using a McIntosch amplifier, Model
ME60, with an isolation transformer and sinusoidal generator.
Regulation of the shunt regulator was tested by measuring the voltage at numerous shunted
currents between 1 and 20 amps. Output impedance was measured using the test setup of
Figure 5.3-4. A measured, sinusoidal variation in load current is induced and the resulting
voltage variation also measured. Transient response was measured with the setup of Figure
5.3-5. A 3.33 amp (100 watt) load was switched on and off while monitoring the bus with the
oscilloscope. The test was conducted at 5, 10, and 15 amps shunt current. Standby power
was measured by supplying 30 volts input to the unloaded shunt, and measuring the input
current. Different sections and sequences of the shunt were disabled or shorted out, and
the effect on the voltage observed.
Figure 5. 3-6 presents regulation results. As predicted, regulation versus load is immea-
surable, and the temperature variation is slight. Tables 5.3-1 through 5.3-3 present the
impedance test results. Figure 5.3-7 graphically presents the results. The shunt output
impedance is less than 110 milliohms. Figures 5.3-8 and 5.3-9 present the transient response
results for loading and unloading respectively. Unloading transients were all less than 120
millivolts and less than .5 milliseconds. The transient time for a magnitude greater than 100
millivolts was less than 100 microseconds. Loading transients were all less than 150 milli-
volts and less than 350q seconds. The transient time for a magnitude greater than 100 milli-
volts was less than 1001L seconds. Due to the extremely good dc regulation characteristics of
the shunt, it is very likely that the steady state bus voltage will always be within 29. 8 to 30. 2






































































































I I I I a I I I 
INITIAL CONDITION:
4 AMPERES, 30 VDC
INTO SHUNT REGULATOR
I I I a I It 1 
10K 100K
FREQUENCY- HERTZ






0. 001 I I I II
LOADING 3.33 A (100w)
ILi 1.66 A to 5 A
@ ISHUNT = 18.33 A to 15 A
HORIZONTAL = 200 u sec/cm
VERTICAL = 50 mV/cm
LOADING 3.33 A (100 w)
IL = 11.66 A to 15 A
* I -T =8.33 A to 5.0 A
HORUZONTAL = 200 pu sec/cm
VERTICAL = 20 mV/cm
LOADING 3.33 A (100 w)
IL = 6.66 A to 10 A
@ ISUINT = 13.33A to 10 A
HORINTAL = 200 usec/cm
VERTICAL = 50 mV/cm
Figure 5.3-8. Sequenced-Shunt Regulator Transient Load Response
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UNLOADING 3.33 A (100 w)
1L 5 b A to 1.66 A
@ ISHUNT = 15 A to 18.33 A
HORIZONTAL = 100 psec/cm.
VERTICAL = 50 mV/cm
UNLOADING 3.33 A ( 100 w)
IL = 10 A to 6.66 A
@ ISHUNT = 10 A to 13.33 A
HORIZONTAL = 100 usec/cm
VERTICAL = 50 mV/cm
UNLOADING 3..33 A (100 w)
IL = 15 A to 11.66 A
@ ISHUNT = 5 A to 8.33 A
HORIZONTAL = 100 psec/cm
VERTICAL = 50 mV/cm







































































































































































































































































































































































































































































































































































































and always less than 100i/ seconds. The volt second spec limit of 50 volt-microseconds
(square envelope) was also never exceeded. The maximum unload transient was 37 volt-
microseconds, and the maximum loading transient was 39 volt-microseconds. The standby
current consumption was measured to be about 3 milliamps which is approximately a 90 milli-
watt standby power consumption.
5.3.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FME CA) performed on this component is
shown on Table 5. 3-4. Its purpose was to analyze the operation of each piece part to deter-
mine single failure effects on the component operation.
5. 3.4. 1 Specific Recommendations
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The main inverter transforms the input voltage of 30 volts dc, +1 percent from the main
bus to 50 volts, rms, +3 percent and -4 percent square-wave. The output power ranges from
145 watts, minimum to 315 watts, maximum. The rise and fall time of the output waveform is
2 + 1 microseconds. The inverter is designed either to run from a clock synchronized at
4800 Hz or to free run at 4750 Hz + 0 percent and -5 percent. The efficiency is to be at least
92 percent at full load. The output is short circuit protected for a period of 0. 5 second with
a source capability of 35 amps. The inverter is to operate over a temperature range of -20 C
to +75 C.
5.4.2 DESIGN DESCRIPTION (FIGURE 5.4-1)
The inverter free run frequency is generated by an operational amplifier oscillator. The basic
frequency of operation is determined by an RC time constant (R7-C3). The actual frequency of
operation, however, will be determined by the spacecraft central clock. Transistor Q1 syn-
chronizes the oscillator to the clock frequency.
A buffer amplifier, Q2 , amplifies and squares the oscillator output to drive the bistable multi-
vibrator, Q3 and Q4 . The state of the multivibrator is changed by the negative going edge of
the square wave from the buffer amplifier. Therefore, the output of the multivibrator is a
square wave whose frequency is one half the oscillator frequency.
The drive transformer, T1 , converts the high voltage, low current square wave from the
multivibrator to a low voltage, high current square wave to drive the power transistors, Q5
and Q6 . Transformers T4 and T5 are volt-second devices which delay the turn on of the off
transistor. This notch in the drive waveform allows the on transistor to turn off before the
off transistor turns on; thus, preventing both Q5 and Q6 from being on at the same time.
Resistors R23 and R24 are used to prevent the magnetizing current of the volt-second devices







Transformer T2 is a current feedback transformer which increases the base drive as the
collector current increases. This allows efficient inverter operation over a wide variation of
the load. Resistors R25 and R26 assist in turning off the power transistors.
From the schematic, it is noted that diodes CR1 and CR2 couple power from both the main dc
bus and the protected dc bus to a common point which powers the oscillator, the multivibrator,
the drive transformer, and the volt-second devices. It is also noted that the output power
stage is only powered from the main dc bus. This approach was taken because the RTG power
source is power limited, and an inverter overload will pull the main dc bus down out of regu-
lation. (A short circuit on the inverter output will draw a maximum of 35 amps, at zero volts,
from the power source. ) With drive circuitry capable of deriving power from the protected
dc bus and current feedback in the output power stage, the inverter can operate into an over-
load or short circuit.
Since a failure in the oscillator or multivibrator sections could pull both buses out of regulation,
a current limiter was placed in series with the protected dc bus line. On the schematic, the
limiter is composed of circuit elements, CR1 , R2 8 , R2 9 , and Q7 . Two input filters (L2 , L2 ,
C7 , C1 0 ) reduce the amount of ac ripple current that will appear on the dc buses.
5.4.3 TEST RESULTS
To measure efficiency, the test setup shown in Figure 5.4-2 was used. The input power was
calculated from the input voltage and current (P = VI). The output power was calculated from
E2
the output voltage and calibrated load resistance (P =R ). The inverter efficiency and out-
put voltage versus output power is plotted in Figures 5.4-3, 5. 4-4, and 5.4-5. Figure 5.4-3
shows the worst case efficiency which was at an input voltage of 30. 3 vdc and a temperature
of +85 C. Figure 5.4-4 shows the nominal efficiency which was at an input voltage of 30. 0
vdc and a temperature of 25 C. Figure 5. 4-5 shows the best efficiency which was at an
input voltage of 29.7 vdc and a temperature of -20 C. During this testing the free running
frequency was also measured. The input voltage and the output power level had no effect on
the frequency. However, the frequency varied with temperature from a low of 4600 Hz at
+85 C to a high of 4644 Hz at -20 C. This gives a nominal frequency of 4622 Hz + 0. 5 per-





la. - R4 R1 = 24.99'lC
R2 = 12.52 n
R3 = 8.342 n
R4 - 6.264 n
Figure 5.4-2. Efficiency Test Setup
The test setup shown in Figure 5.4-6 was used to test the capability of the inverter to with,-
stand an overload. The load was varied from nominal operating power down to a short circuit,
and the input and output voltages and currents were measured. Since the overload voltages and
currents are a function of the power source, in this case an RTG simulator, the variations in
the data over the temperature range were negligible, less than a total of five percent. There-
fore, the nominal cases at a temperature of +25 C are shown. Figure 5.4-7 shows the vari-
ation in input and output voltages as a function of output current, and Figure 5.4-8 shows the
input current as a function of output current. These two curves definitely show that the inver-
ter can withstand an overload including a shorted output. The reasons the inverter did not
draw 35 amps is that cabling losses and diode drops limited the simulator current to 32.4 amps.
From the discussion and curves, it can be concluded that the inverter design meets all of its
requirements over a temperature range of -20 C to 850 C and an input range of 30.0 vdc
+1 percent. As can be seen from Figure 5.4-7, the inverter is capable of operating into an
overload. In fact, during this testing, the inverter saw a peak output power of 528 watts and
the efficiency was still greater than 90 percent.
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Figure 5.4-3. Efficiency and Output Voltage versus Output Power (Worst Case)
INPUT VOLTAGE = 30.0 VDC
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Figure 5.4-6. Inverter Overload Test Setup
5.4.4 FAILURE MODE, EFFECT AND CRITICALITY ANALYSIS
The theory of operation and the functional requirements of the main inverter are identical to
the protected bus inverter except for load and output voltage regulation requirements. As the
designs are identical, the Failure Mode, Effect and Criticality Analysis performed for the
protected bus inverter will apply for the main inverter also.
5.4.4.1 Overvoltage/Undervoltage
The Protected Bus input to the Main Bus Inverter passes through the Main Inverter current
limit circuitry. This prohibits a failed Main Bus inverter from overloading the Protected
Bus. As the Protected Bus voltage increases, the current through the R29 sense resistor
of the current limit circuitry increases to a maximum of 100 milliamperes. At this point, the
transistor Q7 comes out of saturation and will drop excessive input voltage to limit the current
at this point.
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Calculations show that when 100 milliamps are flowing through the current limit circuitry
from the Protected Bus, the maximum voltage that can be developed across the switching
circuitry is approximately 25 vdc. Therefore, none of the Main Bus Inverter circuitry will
be effected by an overvoltage on the Protected Bus.
Undervoltage on the DC input bus caused by an overload on the Main Bus Inverter output will
probably not cause failure of the inverter. A quick analysis indicates that at about 14 vdc
input, the voltage developed on the T1 secondary is not adequate to provide base drive to Q5
or Q6, and they stop switching. One remains on and the other is off until T2 saturates at
which point, both turn off. Because the gain of the transistor at current levels which would
cause a bus undervoltage to 14 vdc (18 to 32 amps) is greater than the feedback gain of the
T2 transformer, the feedback current into the transistor base is more than adequate to keep
the transistor in saturation once it is triggered by the signal from T1. Therefore, the trans-
istor will operate either full on or off and not in the linear region. Other effects of under-
voltage are that the LM 101A op amp voltage oscillator is not rated to work below 10 vdc.
In addition, when the op amp output drops below about 5 vdc, the zener diode CR 3 no longer
conducts and Q2 becomes cutoff. Thus, all switching stops.
It is suggested that the Main and Protected Buses be or'ed together up stream of the current
limiter circuit to protect the transistors in the multivibrator during an undervoltage con-
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Figure 5.4-8. Inverter Input Current versus Inverter Output Current
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5. 5 PROTECTED BUS INVERTER
5.5.1 FUNCTIONAL REQUIREMENTS
The protected bus inverter transforms the input voltage of 32. 2 volts + 0. 9 volts, dc, from
the protected dc bus to a 50 volt, +5% and -6% RMS square-wave. The output power range is
from 45 watts, minimum, to 90 watts maximum with the load being either resistive or at a
power factor of 95% lagging. The rise and fall time of the output waveform is 2 + 1 micro-
seconds. The inverter is designed either to run from a clock synchronized at 4800 Hz or to
free run at 4750 Hz + 0% and -5%. The efficiency is to be at least 92% at full load. The out-
put is short circuit protected for a period of 0.5 seconds with a source capability limited to
11 amperes. The inverter is to operate over a temperature range of -20 C to + 750C.
5.5.2 DESIGN DESCRIPTION (Figure 5.5-1)
The inverter is composed of a clockpulse amplifier, an oscillator, a bistable multivibrator,
a driver amplifier, and a power amplifier. In addition, there is power gating, filtering, and
a surge limiter.
5. 5. 2. 1 Clock Pulse Amplifier
While the clock pulses which synchronize the oscillator have not been defined to date, it is
assumed that they are of greater than one volt amplitude, positive going, and at least a few
microseconds in duration. These pulses are capacitively coupled to the base of transistor
Q1, causing momentary conduction in the collector circuit. This provides a momentary dip
in voltage at the noninverting input of amplifier Al.
5.5.2.2 Oscillator
The oscillator is composed of operational amplifier Al, positive feedback circuit R7 - C3,
and negative feedback circuit R4-R5-R6. The negative feedback stabilizes the amplifier
voltage gain at about 1. 5. This value provides enough gain for easy oscillation, but a value
so low as to provide immunity from external influences, such as open loop amplifier gain
variations. The positive feedback causes oscillation at a frequency determined by the values





















of oscillation of 9263 Hz is obtained, within a tolerance of + 2%. The oscillator output is a
square wave; this wave drives Q2, a buffer amplifier. The oscillator can be synchronized
by the clock pulse amplifier output signal.
5. 5. 2.3 Bistable Multivibrator and Driver Amplifier
The multivibrator triggers on the negative transition from the collector of Q2 and provides a
symmetrical square wave at half the oscillator frequency to the bases of Q5 and Q6, the
driver amplifier. Driver transformer T1 supplies a square wave of voltage to drive the
power amplifier.
5. 5. 2. 4 Power Amplifier
The power amplifier is composed of the drive voltage conditioning, power transistors,
current feedback, and output transformer. Each of these is discussed below.
1. Drive Voltage Conditioning
The square wave of voltage from T1 is applied to T2, which is a "volt-second
device, " a few turns of wire on a small saturable core. After a few microseconds,
T2 saturates and permits drive voltage to be applied to the base of the corresponding
power transistor. The secondary winding has a constant bias for resetting the
core.
2. Power Transistors
The power transistors are capable of fairly rapid switching of collector current,
but they have considerable storage time. The drive voltage conditioning allows
some time for the transistor to stop conducting before the opposite one is driven
on, avoiding "overlap" of collector current. Unfortunately, this does not work
well with standard SDT8801 transistors due to the fact that the storage time is quite
long and temperature dependent, increasing considerably at higher temperatures.
If the drive is delayed sufficiently to avoid overlap, the rise time becomes excessive
at high temperature and a voltage "step" may develop at low temperature. Other-




In order to obtain 11 amperes of collector current with an overloaded output,
sufficient base drive must be provided. To avoid excessive overdrive under
normal conditions, a current feedback transformer is used. At light loads, this
circuit is relatively inactive, but as the load increases, some collector power is
fed back to the base to supplement the normal drive. Thus, over 600 mA of base
drive is available under overload but only on the order of 100 mA at light loads.
4. Output Transformer
The output transformer used in the breadboard operates at a flux density of approxi-
mately 5000 gauss. A new design is being considered which will operate at a
reduced flux density to reduce the transient current at turn-on.
5. 5. 2.5 Miscellaneous Circuits
1. Diodes
Diodes CR6 and CR7 are connected to cause the circuit to draw all its power
from the Protected Bus under normal conditions of operation. Under overload
conditions the Protected Bus voltage falls and the Main Bus will be called upon to
supply power to the driver circuits.
2. Filter Networks
Filter networks are provided to eliminate the greater part of any noise which may
be generated by the inverter. These are composed of L1, L2, C6, and C7.
3. Surge Limiter
A surge limiter, made up of Q9 and associated components, prevents excessive
currents from being drawn when the inverter is initially energized or if power is
momentarily interrupted.
The transistors can be selected for recovery time or be replaced by higher speed types.
Both have been done and the results bear out the above discussion. A very fast transistor
gives a voltage step; a slow one gives low efficiency at high temperature and slow rise time.
The recommended approach is to use fast transistors, reduce (or eliminate) the drive delay,
and use an RC network in the collector to control rise time. Alternatively, selected SDT8801
transistors may be preferable, since the circuit works "as is" with these types. Conference
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with the device vendor (Solitron) indicates a probable yield of about 20% of production. The
criterion for transistor evaluation is the reverse recovery time (or storage time) of the
base-emitter junction. This is used because the only path for discharge of this junction in
the circuit is a 12-ohm resistor. The transistor base is driven with a 5 us wide 200 mA
pulse of low duty factor and allowed to decay through about 12 ohms. The base current will
reverse to about 50 mA for a period of time. The storage time used for comparison is the
time from the end of the pulse to the 50% point of reverse current (about 25 mA). A standard
current probe may be used (Figure 5. 5-2). Satisfactory devices are those exhibiting recovery
times of 13 ps or less at any temperature (Figure 5.5-3); however, since this parameter has
a positive variation with temperature, a room temperature value of 10 As or less is necessary.








Figure 5. 5-2. Transistor Test Circuit
;As
RECOVERY TIME







1. Variation of recovery time with temperature of SDT8801 and 86BB114 types. Times
are in j1 seconds.
SDT8801 86BB114
Temp. No. 1 No. 2 No. 1 No. 2
-200 C 11 9.2 6.6 7.2
250 C 14 10.5 7.7 8.5
+75 C 17 12 9.4 10
(Incidentally, the type 86BB114 works very well in the inverter but
may not be used due to its epitaxial construction)
2. Variation of efficiency with recovery time.
Transistor Room Temp. Room Temp. Hi Temp.
Type Recovery Time Efficiency Efficiency
SDT8801 12. 5 and 15 /s 94.87% 91.43%
SDT8801 13 and 7. 5 ts 95.55% 93.12%
86BB114 7.7 and 8.5 1us 95.73% 95. 19%
2N3265 2.5 and 4.5 /.s 94.11% 94.02%
ST14032 4 and 5 us 93. 93% 94.72%
The correlation with recovery time can be seen from the above.
Variations occur because other factors (such as saturation voltage) also
affect the efficiency.
5.5.3 TEST RESULTS
The output voltage of the protected bus inverter was 49. 375 volts minimum and 53. 8 volts
maximum over all variations in load, temperature and output transistors. This total varia-
tion is within the allowable voltage swing but is out of specification at the high end. This is
a result of increasing the normal bus voltage from 31.75 volts to 32. 2 volts. Consequently,
the normal voltage will have to be adjusted downward to keep the voltage swing within the
specification limits.
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The rise and fall time is discussed in paragraph 5.5.2.4-2. The inverter proved to be
short circuit safe for about 5 seconds at all temperatures. The frequency requirement for
free running operation was met at all temperatures. The inverter's efficiency is discussed
in paragraph 5. 5. 2. 4-2. With the proper choice for power transistors, the inverter is
capable of meeting the 92% minimum efficiency at all temperatures. A test of efficiency vs.
input voltage showed negligible variation (0. 08%). The inverter operated over the full range
of temperature, including -350 C. Figures 5. 5-4 through 5. 5-7 show the variation in output
voltage and efficiency vs. temperature for four types of output transistor. Figure 5. 5-8
shows the line regulation of the inverter over the range of input voltage. Figure 5. 5-9
depicts the variation in output voltage and efficiency vs. output power.
5.5.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component
is shown on Table 5.5-1. Its purpose was to analyze the operation of each piece part to
determine single failure effects on the component operation.
5.5.4.1 Overvoltage/Undervoltage
As with the Main Bus Inverter, the current limit circuitry in the Protected Bus Inverter
reduces the magnitude of the overvoltage experienced by the switching circuits. However,
unlike the Main Bus Inverter, the power output circuits will be subjected to the overvoltage
condition. It is assumed that the output transformer T4 can support this increased voltage
and not saturate.
The switching transistors Q7 and Q8 will experience a V of 82 vdc, plus voltage tran-
sients due to switching as compared to the normal of 64 vdc (twice the input of 32 vdc)
plus transients. However, they are rated at V of 120 vdc so they do not present a
problem.
During a Protected Bus undervoltage caused by an overload on the Main Bus, the current
available to the Protected Bus Inverter decreases as the current increases into the Main
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Figure 5.5-9. Protected Bus Inverter Efficiency and Output Voltage

















10 vdc. From the figure, we see that the current varies from 2 amps to 0. 67 amps as the
voltage drops from 30 to 10 vdc. If the output transistor does operate in its linear region,
maximum power dissipation would occur when the transistor is supporting half the input
voltage to the inverter. A worst case would be to assume this happens at a Protected Bus
input voltage of 130 vdc at 2 amperes saturated collector current. If the transistor supported
15 vdc, only 1 ampere would flow hence the power dissipated would be 15 watts. The trans-
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Figure 5.5-10. Protected Bus Inverter Current for
Main Bus Inverter Failure
The transistors Q5 and Q6 are rated at 1 watt. The op amp oscillator circuit is the same
as that used in the Main Bus Inverter, and the effects of undervoltage are the same. The
op amp oscillator is likely to stop switching at 10 volts or less. When the T1 transformer
saturates, the 10 volts would be dropped across the current limiter and transistors Q5 or
Q6. The current limiter restricts the current to 100 milliamps. At 100 milliamps, it
drops 5 of the 10 volts so the transistor Q5 or Q6 has the remaining 5 volts across it with
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The power distribution assembly of the power conditioning equipment (PCE) contains four
switches for the inverter functions: Main Bus Inverter Input, Main Bus Inverter Output,
Protected Bus Inverter Input, and Protected Bus Inverter Output. The overriding require-
ment on the four inverter switches is that no single failure shall cause or prevent change of
state of the switch. Both the input and output switches for the main bus inverter are to be
capable of operation once, following the loss of both buses. The input and output switches of
the protected bus inverter are to continue operation with the loss of either the main or the
protected bus. To provide for operation in spite of any single failure, all four switches
shall incorporate redundant operation in both the make and break functions in order to pro-
vide for resetable turn-on and turn-off. Both input switches shall perform dc switching
while both output switches perform ac switching. The maximum currents for the make and
break functions of the four switches are listed below:
Table 5.6-1. Inverter Switches Make and Break Currents
Inverter Switch Make Current Break Current
Main-Input 10. OA 34. OA
Main-Output 5. 5A 20.5A
Protected-Input 2. 5A 11. OA
Protected-Output 1. 5A 6. 6A
5.6.2 DESIGN DESCRIPTION (FIGURE 5.6-1)
The Inverter Switch is designed to provide load turn-on and turn-off capability on command
from either of two signal sources. The capability to operate once after the loss of both buses
is accomplished by providing energy storage in the form of a charged capacitor. To provide
for redundant make and break functions, the switch is, of course, configured in a quad. Each
quarter of the quad is provided with its own relay coil supply line and correspondingly its own
energy storage capacitor. The switch will operate from the 30. 0 i 0. 3 volt main bus or the
5-114
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32.2 + 0. 9 volt protected bus, and be capable of switching 50 volts ac. The detailed circuit
design is such that no single piece part failure shall prevent subsequent turn-on or turn-off
of the switch.
5.6.3 TEST RESULTS
No breadboard tests of the inverter switch were performed. The theory of operation of the
switch was verified in the testing of the power distribution switch, since schedules did not
permit a separate test of both switches.
5.6.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component
is shown on Table 5. 6-2. Its purpose was to analyze the operation of each piece part to










































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































5.7 INVERTER SWITCH COMMAND GENERATOR
5.7.1 FUNCTIONAL REQUIREMENTS
The inverter switch command generator provides the interface between the inverter failure
detector and the inverter switches. Each module of the command generator shall operate
only when its corresponding inverter is powered. Each module controls the operation of the
"next" inverter. Each module shall also power the "next" module if the inverter failure de-
tector signal is not cleared, thus choosing the third inverter if the "next" inverter fails to
operate. Thus the command generator performs the logic function of deciding which inverter
to turn off and which to turn on.
5.7.2 DESIGN DESCRIPTION (Figure 5.7-1)
The powering of each module by the "previous" module is performed by the seriesed transis-
tors leading to Output No. 4 of each module. The zener, capacitor, and resistor arrangement
in the base drive provides about 20 milliseconds delay before the "next" in inverter turns on.
This provides immunity from system transients, but mainly it allows the inverter which has
just been turned on sufficient time to prevent its command module from initiating a command
to go to the next inverter. In addition, this delay also provides reset time for the failure
detector.
5.7.3 TEST RESULTS
The breadboard testing of the command generator demonstrated operation within specification
of all modules. The energy storage, with only 75% capacity, proved to be adequate to produce
complete outputs from all three modules. The command pulses, monitored at the 62 K-ohm
resistors, exceeded 10 milliseconds at ambient temperature. Temperature testing and inte-
gration with the failure detector and inverter switches should be performed at the next level
in order to fully verify the design.
5.7.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component is
shown on Table 5.7-1. Its purpose was to analyze the operation of each piece part to deter-
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5.8 INVERTER FAILURE DETECTOR
5. 8.1 FUNCTIONAL REQUIREMENTS
The failure detector determines if an inverter has failed. It must distinguish a true inverter
failure from all other type failures which can cause either excess currents or bus undervoltages.
The inverter failure detector must have a high order of reliability and be immune to those single
failure modes which would cause large system perturbations. The detection/switching arrange-
ment must be capable of detecting and switching out a failed inverter and applying power to a
back-up inverter for any combination of the three main bus inverters in the current power sub-
system concept. This detection/switching concept should also be applicable to the two protected
bus inverters.
5. 8. 2 DESIGN DESCRIPTION (Figure 5. 8-1)
There are two methods of determining an inverter failure. The first is to check for a low ac
output voltage if the input voltage and output current (inverter load) are within specification, and
the second is to check for an excessive input current if the output current is not above specifica-
tion. The "if's" provide protection against external (load) faults which could draw excessive
current and drag down the dc (input) voltage.
A comparison voltage from the ac main bus is developed by a transformer and rectifier
combination and compared to a reference voltage derived from the dc input. The zener
diode in the dc reference line causes the de comparison voltage to decrease faster than the
ac voltage would in the event that the de bus were being dragged down by an overload. This
accomplishes the logic of looking at the ac voltage only if the de voltage is in spec. The op
amp detector provides high gain and current amplification. The second op amp compares
the output of a de current sensor (lin) to a fixed reference to determine excessive input
current. The op amp outputs are loaded by a transistor arrangement which simulates a
majority vote circuit. A short delay (- 1 millisecond) is provided by the capacitor, C6,
and the zener diode, CR13, which prevents an output due to a large transient. The filtering
in both the voltage and current detection also acts to delay or filter transients. The ac












reference, and a transistor for the comparator and amplifier. If an overcurrent exists, the
transistor, Q 1, will be on causing the FET to be on which shorts any op amp output. This
accomplishes the logic of looking for a failure only if the output current is under spec limit.
The second way of sensing inverter failures is to check voltages and currents against the inver-
ter turns ratio. That is, the output voltage must be not much less than 5/3 the input voltage,
no matter what the input voltage. Likewise, the input current should not be much more than
5/3 the output current.
These ratios, of course, will not hold for voltage at severe overloads, due to high transformer
IR drops, nor for current at very light load due to fixed losses in the inverter such as the con-
stant drops in the switching transistor. Figure 5. 8-2 presents this design which is preferred
due to the fewer piece parts and the greater "accuracy" of the ratio method. The ratio method
is capable of detecting smaller degradations in inverter performance than the level method.
The op amp (LM1O1A) provides the needed voltage gain and "floating" inputs which, consequently,
are not damaged by differential voltages. However, an op amp requires its inputs to be some-
what above the level of the negative supply to function accurately. Thus, when the voltage or
current sense points approach zero, the detector output will be high or low depending entirely
on the op amp's input offset characteristics. To compensate for the inverter characteristics
and the detector circuit limitations, a bias is used in the voltage detector which causes the
detector to "see" more ac than is actually the output of the transformer/rectifier, effectively
cutting off the ratio test altogether for very low voltages.
In the current detector, the ratio is precise to within about two amps, so that the bias is applied
only when the current falls below about six, (6) amps ac and then sharply cuts off the ratio test
to avoid the detector problem of low input voltages.
The remaining section of the circuit is a majority vote capable of sinking five (5) milliamps as
the signal to the switch circuit. The role of the failure detector is to decide only when a failure
has occurred. The switching circuit contains the logic to determine which inverter is on and to







energy storage to maintain its output long enough for the switch circuit to switch two, (2) in-
verters, in the event that the first inverter turned on has failed.
5. 8.3 TEST RESULTS
Figure 5. 8-3 shows the set-up for the breadboard tests of both units. DC power supplies were
used to provide the main bus, the protected bus, the supply to the inrerter, and a simulated
output of the dc current sensor. In lieu of using the high current and power levels of the actual
main inverter, several turns were used around the ac current sensor in order to achieve mean-
ingful results.
For the level detector, the ac input was varied to obtain trip and reset for dc voltages of
24, 26, 28 and 30 volts. The ac current was varied by changing the inverter load to obtain
the trip and reset points of the ac overcurrent detector while the dc supply simulating the dc
current sensor input was varied to obtain the trip and reset points of the input overcurrent
detector. The circuit was tested at -20, 0, 25, 55, and 850 C.
For the ratio failure detector, the voltage trip and reset was determined by varying the ac
voltage for different settings of the dc input voltage. The current trips and resets were ob-
tained by varying the supply which simulated the dc current sensor input, for various settings
of ac current. The basic unbiased circuit was tested at -20, 0, 25, 55, and 85°C. The same
procedure was used in tests at ambient to determine the effects of different biasing schemes.
To obtain the inverter characteristics, special tests were done using a simulated subsystem
as shown in Figure 5. 8-4. By passing all available current from the simulated power source
through the inverter, a worst case characteristic is determined. This extreme overloading
produces the lowest ac voltages for a given dc input voltage.
Figure 5. 8-5 presents the setup used to test the qual unit failure detector. The inverter, power
source, and loading is the same as for the overload test above. The failure detector was added
to the inverter and its associated control and supplies. The voltage trips were obtained by over-
loading the inverter to drag down the dc source also causing reduced ac output. This was done
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Figure 5. 8-4. Power Subsystem Overload Test Set-Up
for many settings of the dc input to the failure detector. The current trips were obtained by
setting an ac load, then decreasing R2, which drew extra dc current. The trip and reset of
each detector was measured for both voltage and current detectors. These tests were done
at -20, 75 and 850C.
The energy storage capability was checked by connecting the main bus input of the failure
detector to the real input bus and disconnecting the protected bus input so that there would be
no dc input when the trip was caused by shorting out R2. The resulting dc overcurrent caused
the dc bus to go to near zero. The output was monitored on an oscilloscope and a picture taken
of the trace to determine the duration of the output. Measurement of the output delay was done
in a similar manner. The dc input to the failure detector was set at 30 volts by the external
power supply, then the inverter output was shorted to simulate an ac undervoltage. A picture
was taken of the three voltage detector outputs and the failure detector output. These tests
were conducted at -20, 0, 25, 55, and 850C.
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5. 8. 3.1 Level Detector Results
Figure 5. 8-6 presents the trip results for the level detector breadboard. The current trips
include the scaling, so they correspond to the actual currents that would occur in a real setup.
Figure 5. 8-7 shows how the voltage trip responds to changes in the dc voltage. Figure 5. 8-8
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5. 8. 3. 2 Subsystem Configuration Results
Figure 5. 8-9 presents the voltage results of the simulated bus tests, passing all available cur-
rent through the main inverter, Figure 5. 8-10 shows the current results. Figure 5. 8-11 shows
the transfer function of the current sensors which were tested simultaneously with the bus tests.
The dc sensor was designed to fall off before the ac sensor to preclude erroneous trip of the
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Figure 5. 8-9. Power Subsystem AC Bus Overload Voltage Characteristics
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5. 8. 3. 3 Ratio Detector Results
Figures 5. 8-12 and 5. 8-13 show the results for unbiased ratio detectors. The dashed line on
the voltage curve is the inverter true characteristic. The current curve shows the effect of the
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Figure 5. 8-13. Ratio Failure Detector Current Trip
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The scaling is three (3) dc amps per volt. Figure 5. 8-14 shows the schematic of the biased
ratio detector. R1 and Z1 bias the voltage detector while R2 and Z2 bias the current detector.
To aid the current detector low voltage problem, the scaling was changed to two (2) dc amps
per volt.
Figure 5. 8-15 shows the effect of bias in the voltage detector.
Figure 5. 8-16 shows the effect with no zener. Using a 12-volt zener, the same effect can be
obtained with just a resistor because the zener is always on. Using a higher breakdown voltage
(2 zeners) produces a break, as seen in Figure 5. 8-17. The basic current detector and inverter
characteristics are too precise to need biasing over a wide range as is needed in the voltage
detector to change the overall slope of the curve. Therefore, a break is all that is needed to
prevent an erroneous output when the currents get low, and the qual unit design uses a high
breakdown voltage and low resistance to "break off" the current ratio measurement at low cur-
rents. This also prevents any problems from a dc current sensor with a high zero current
offset, which would cause high output at low currents.
5. 8. 3.4 Qual Unit Failure Detector Results
Figure 5. 8-18 presents the results, including all temperatures for the current trip function.
While the graph of lowest reset appears to touch the actual curve, actually it does not because
resets were always obtained without fully opening R2 to infinity. The ac voltage measured a-
cross the 5 milliohm shunt is not linear with current when checked against the 1l} shunt. In
performing the test, it is also impossible to keep the ac current setting, when changing R2 to
obtain detector reset, if operating beyond the range of bus regulation (above 18 amps dc). In
operation, the current trips functioned correctly. Figure 5. 8-19 presents the voltage trip re-
sults. In correlating the measured bus characteristics and the ratio detector biasing results,
insufficient bias was selected for the qual unit design. It seems evident, though, that proper
biasing would produce the desired results. Figure 5. 8-20 provides a better analysis of the
trip function. As seen, there is only a slight adjustment of the slope of the trip function
(bias) to push the trip and resets below the actual inverter characteristic. The trips and
resets must fall below the dotted line of Figure 5. 8-20. Point A shows where the resets
began to just exceed the actual bus voltage. To check the effect of inverter loading on the
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are shown in Figure 5. 8-21. Even at a large overload dragging down the dc bus, the in-
verter ac output voltage is sensitive in the range of three amps less the output current. If
close accuracy is desired, the detector should be designed to "just" work correctly with
the inverter heavily overloaded as tested. The margin will be provided by the presence of
dc loads and RTG degradation through the mission. If such accuracy is not desired more
margin could be put into the trip point at thirty (30) volts and more biasing may not be re-
quired.
Figure 5. 8-22 shows the output delay and energy storage results. Output duration in excess of
30 milliseconds should assure sufficient time to switch 2 inverters, so the design is adequate.
The output delay is to provide protection against transients; without knowledge of these tran-
sients it is impossible to say the results show sufficient delay. The total delay was always
greater than 500 microseconds from the start of the transient (in this case, shorting the in-
verter output) due to additional delay in the voltage detector filtering. The same would be true
due to current transducer filtering, so in general there seems to be sufficient transient im-
munity.
5. 8. 3. 5 Flight Design Considerations
The proper biasing and trip setting for the voltage must be tested following further definition
of requirements. Further subsystem development test results should be studied to determine
transient characteristics. The failure detector must be tested with the switching circuit in the
subsystem testing.
5.8.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component is
shown in Table 5. 8-1. Its purpose was to analyze the operation of each piece part to determine
single failure effects on the component operation.
5. 8. 4. 1 Specific Recommendations
Both the Protected Bus and Main Bus Inverter Failure Detectors use the 2N2222A transistors in
the majority voting circuit. To provide for the possible 41 vdc transient overvoltage due to an
open circuit failure of the Current Throttle, it is recommended that the 2N2222A transistor with a
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5. 8. 4.2 Main Inverter Failure Detector/Switch Command Generator-Timing Problem
In the course of analyzing the circuitry of the Main Inverter Failure Detector and the Switch
Command Generator that receives the failure detector signal, it was discovered that the capa-
citor C7 (see Figure 5. 8-2) discharge time constant is relatively long. This implies that the
output signal indicates an inverter failure after the failure has been corrected because it takes
the capacitor some time to discharge.
The condition is this:
1. The failure detector had sensed an inverter failure and caused the No. 1 switch
command generator to turn off the No. 1 inverter and turn on the No. 2 inverter.
2. The No. 2 inverter comes on and the input signals to the failure detector return
to spec, but the output still indicates a failure since the capacitor, C7, has not
discharged sufficiently.
3. The same switch that turns on the No. 2 inverter, also turns on the No. 2 switch
command generator. When the No. 2 switch command generator receives a failure
signal from the failure detector, it turns off the No. 2 inverter and turns on No. 3.
4. There is a delay in response to a failure signal built in the No. 2 switch command
generator. If the failure signal stops before this time delay expires, there would
not be a problem switching off a good No. 2 inverter and going to the No. 3 inverter.
An investigation of these timing relationships follows:
The failure detector circuitry from the output of the op amp to the transistors in the majority
vote circuit is as follows (see Figure 5. 8-2):
30. 8V Vc 20K 0.7V
0.7V 0.7V 10K 6.2V
0.7V MAJORITY
' -VOTE
l, _C7 A T TRANSISTORS
100K
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When the op amp sensed the failure of the No. 1 inverter, the output went to about 2 volts
below the supply voltage of 30. 8 vdc (Protected Bus voltage of 32.2 minus two diode drops),
so the op amp output is 28.8 vdc. VT is two more diode drops below or 27. 4 vdc.
When VT is 27.4 vdc, the steady state voltage across the capacitor is found to be:
27.4
- 6. 9
20. 5 vdc, which will be dropped across the two resistors.
The voltage drop across the 10K resistor is:
10K (20. 5 V)
19. 1K = 10.7 V
The capacitor voltage will be:
27,4 - 10.7 = 16.7 vdc
The discharge time constant is:
T1 = RC7 = (9. 1 x 103) (.47 x 10 - 6 )= 4.28 ms
And it is discharging from 16. 7 to 6. 9 V,
6.9
or 16 41.37% discharge16. 7
This takes 0. 88 T1 or 0. 88 x 4. 28 ms
= 3.78 ms
5-161
Thus, the majority voting transistor turns off 3. 78 milliseconds after the inputs to the failure
detector have returned to spec.

























When the voltage across C1 exceeds 6. 9 vdc, Q1 turns on and issues the "Switch Inverter
Commands".
The final voltage on the fully charged capacitor is:
620 [30.8 ( 7 + . 3 + . 3 [30. 8
730 ' '-73 - 1.3] =62 (29. 5)













The time required to charge 27. 6% is
0. 322 T
T = (0. 082 x 10 - 6 ) (110 x 103) = 9.02 ms
and
0,332 x 9.02 ms = 2.9 ms
Hence, 2. 9 ms after being powered on, the No. 2 inverter switch command generator will
be activated by the failure detector and remain on for 0. 88 milliseconds.



















1 2 3 4
TIME (MILLISECONDS)
This discharge time of the inverter failure detector capacitor C7 must be shortened such that
the failure signal stops approximately 1 millisecond or less after the input signals to the failure
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5.9 POWER DISTRIBUTION CIRCUITRY
The functional requirements for both the power distribution switches and load current limiters
are provided in Section 4. 3. 4. These requirements were derived by analyzing the individual
spacecraft loads to determine mission importance, level of redundancy, power level, effect
of switch failure, etc., as shown on Table 4.3-1.
The following sections describe each component operation with reference to its schematic,
the breadboard test results, and for those devices selected for use in the TOPS baseline
design and documents, a Failure Mode, Effect, and Criticality Analysis.
5.9.1 RELAY SWITCH
5. 9. 1. 1 Design Description (Figure 5. 9-1)
This design uses two relays with contacts "Quaded" to achieve high reliability and single
failure immunity. No single piece part failure will prevent subsequent turn on or turn off.
Transfer of either relay will make or break the load path. The logic to determine which coil
of a relay is energized, for a particular command, is done by the contacts of the other relay.
The commands from CCS are applied to both relay drivers, but to avoid oscillation or races
the command is delayed to K2 relay driver until command to K1 drivers has been removed.
This allows sufficient time for K1 to transfer. The delay is done by the Q7, Q8 circuit which
latches on for the duration of the time constant of 160 KQ and 0.22 uf (C5) in the base drive of
Q8. While the command (OFF 1) is still present, Q7 is in saturation and prevents the Q8
collector current from reaching Q9, thus delaying the command to Q9.
Capacitors C1-C4 prevent the effect of a continuous command if a transistor fails short in
the circuitry leading up to that point. An alternative approach, particularly applicable to K1
driver, is to make Q3 (and Q6) two transistors, one each for Q1 and Q2 (Q4 and Q5). This











Since the K2 circuit contains some high impedance circuits (Q7, Q8 and Q12, Q13) some
trouble with noise sensitivity was encountered associated with the transients at turn-on and
turn-off. The 3300 pf capacitors in the base drive to Q7 and Q12 provides several milli-
seconds delay in the self latching of the Q7, Q8 and Q12, Q13 circuits, which completely
eliminates erroneous responses due to transients. The diode input for all command sources
provides isolation for other command sources and some noise immunity. The diode was
used to maintain commonality even where there were no second command sources.
5. 9. 1. 2 Test Results
The equipment used to test the switch performance was configured as shown on Figure 5. 9-2.
A command generator was custom built using SN5400 TTL gate outputs. All ac voltages were
measured by a Fluke rms ac voltmeter. Load current was determined by dividing the mea-
sured output voltage by the measured load resistance. DC power consumption was deter-









.8. 30 VOLT + P. ~S.U 30 VOLT + ~~POINTS ]2 SUPPLY
Figure 5. 9-2. Switch Evaluation Test Set Up
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Minimum command voltage was determined by slowly raising the command voltage until the
command input under test responded normally. The command voltage was varied by biasing
the command generator negative with respect to the switch command return. The biasing
was done by PS 3 in Figure 5. 9-2. The command voltage was measured by the deflection
above ground on an oscilliscore trace of the command.
The relay swit6h breadboard unit is shown schematically in Figure 5. 9-3. Tests were per-
formed to determine the magnitude of the command signal required for switch response, and
the minimum setting on the 30 volt supply at which the switch would operate. Both measure-
ments were made over the temperature range of -25 to +850°Co These results are plotted in
Figure 5. 9-4.
The qual relay switch of Figure 5. 9-1 is primarily the same design except coupling capacitors
were added in the collector of the command receiver transistor to prevent serious single
failure modes. Figure 5. 9-5 presents similar data as Figure 5. 9-4 except for the unit relay
switch.
The CCS commands require a higher voltage to obtain proper switch response to prevent a
race or oscillation of the delay coupler to relay K2. The minimum bus voltage is also higher
than the breadboard unit because of the interactions of the delay coupler.
The capacitive coupling of the command provides greater than 12 millisecond drive to K1
relay (time at which the voltage on the coil is greater than 90% of steady state maximum).
The delay coupler and capacitive coupling in the K2 driver provided a minimum 22 milli-
second drive to the coil of K2. Figure 5. 9-6 is a reproduction of the photograph of the on
and off command and dc current waveforms for -200C where these minimums occurred.
The basic concept in the relay switch design is that no reasonable single piece part failure
will cause irrevocable turn on or turn off. The resultant quaded contact design produces
about the highest reliability design. All the preceding is based on the assumption that the
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Figure 5. 9-4. Relay Switch BreadboardMinimum Operational Voltage
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- OCFigure 5.9-5. Relay Switch Qual Unit Minimum Operational








Figure 5. 9-6. Relay Switch Qual Unit
Coil Drive Pulse Width
The basic design is applicable to any relay
coil resistance by merely changing compon-
ent values. The design of Figure 5.9-1 is
for a nominal 1500 a coil which covers 1/2
crystal can relays. This relay contact
rating should suffice for all but a few loads
on TOPS. Size and weight can be saved by
using TO-5 type relays for the smaller loads.
5. 9. 1. 3 Relay Switch Reliability
A study was performed to determine the effect on switch reliability if the assumption that
there will be no catastrophic relay failures is incorrect. The following equation was used to
find overall switch reliability (Rsw).
Rsw = RK1 [ (1 - RK2) x % noncatastrophic]
+ RK2 [ (1 - RK1) x % noncatastrophic]
+ RK1 K2
Where:
RK1 = Reliability of relay K1 and its associated circuitry
RK2 = Reliability of relay K2 and its associated circuitry
% noncatastrophic = all failures except those relay failures which completely open
or close the power path through the switch.
These factors are determined as follows:
e-kit
RK2 = e-2t
% noncatastrophic = 1 - (% relay catastrophic) x XR
X1 5-193
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= summation of all failure rates of K1 circuitry
= 2.274 x 10 - 6
= summation of all failure rates of K2 circuitry
= 2. 560 x 10-6
= relay failure rate
= 2. 0x10- 6
t = mission time
t = 105 hours
RSw was then determined for three values of percent catastrophic relay failures. The results
shown in Table 5. 9-1 indicate that allowing for a small percent of catastrophic failures does
not significantly change the relay switch reliability.
Table 5. 9-1. Relay Switch Reliability
5. 9. 1. 4 Failure Mode, Effect, and Criticality Analysis - Relay Switch
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component is
shown on Table 5. 9-2. Its purpose was to analyze the operation of each piece part to deter-
mine single failure effects on the component operation.
5-194
% Relay Catastrophic Relay Switch Reliability
Failures (Rsw)
0 0. 95406





































































































































































































































































































































































































































































































Q1:3 90 ;lra4"©C)a O3























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































5. 9. 2. 1 Design Description (Figure 5. 9-7)
The power control element of the magnetic switch is two saturable reactors which are biased
into saturation by a common control winding. The ampere turns in the control winding must
exceed the ampere turns due to load current to keep the saturable reactors saturated. This
control current represents a loss and must be minimized. A control to reactor turns ratio
of 20:1 was selected for test (-3% loss for 50 volt load).
While a single coil reactor can perform the on/off function, the control winding voltage when
the switch was off would be +1000 volts, which would be difficult to handle. The two reactor
circuit tends to produce spikes in the control winding which must be eliminated by several
shorted turns around both saturable reactors, or by providing the approximate equivalent
by a "low" impedance across the control winding, which was the method used.
The current in the control winding is switched by a quad transistor current switch. The quad
current switch is controlled by a quad driver/command receiver circuit which provides high
reliability and single failure protection in the command and control circuit. Since the mag-
netics contain no single failure modes which short the ac bus, no special protection or back-
up is needed in that part of the circuit.
5.9.2.2 Test Results
The configuration of test equipment was identical to that of the relay switch described in
Section 5. 9. 1. 2.
Figure 5. 9-8 shows the effect on series voltage losses for variations of load and temperature.
Half the voltage loss for the curves of RL = 250 and 275 ohms is attributed to the series
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Figure 5. 9-8. Magnetic Switch (10 Watt) Output Voltage
The rest of the voltage drop is due to inductive effects since there are large voltage spikes
during commutation. The resistive effect is evident in the increase of drop with temperature.
It is important to note the rapid increase in voltage loss at 225 a load. This is due to the
saturable reactors becoming unsaturated. The 225 G curve shows that the magnetic switch
should not be operated too close to the control current limit to avoid undervoltage at turn on
or due to unknowns in load power consumption. The change versus temperature and load
represents a loss in regulation which must be considered in specifying user load input voltage.
These variations can be somewhat reduced at the expense of weight by decreasing turns and
increasing wire size.
Figure 5. 9-9 shows the ac power consumed when the switch is OFF and the dc control power
when the switch is ON.
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50 VOLT AC POWER
(SWITCH OFF)
30 VOLT DC POWER
(SWITCH ON)
-20 0 20 40
TEMPERATURE - °C
60 80
Figure 5.9-9. Magnetic Switch Schematic Off AC Power Consumption
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Figure 5.9-10. Magnetic Switch (10 Watt)
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When OFF, the switch magnetization current becomes a power load on the ac greater than
800 milliwatts for this design. Magnetization current can be reduced by adding turns or
using different material such as Permalloy 80, but both of these would result in increased
weight and a tendency to increase series resistance. When ON, the switch consumes 30
volt dc power for the control current and command electronics. This power could be
reduced by driving the control winding and electronics from a lower voltage, but that power
supply is then a series item to all power switching and is an additional size and weight
penalty.
Figure 5. 9-10 summarizes all the switch losses in the form of efficiency. Efficiency was
determined by dividing the power out to the load by the total ac and dc power into switch.
A slight overload (RL = 225 [) drastically reduces efficiency as temperature increases.
Also, since the dc losses are relatively constant, underloading (RL = 275 D) results in a
low efficiency. Operation at approximately 10 percent below control current design
(RL = 275 a ) is probably near optimum for efficiency and regulation.
Figure 5.9-11 shows the minimum command voltages required for switch response. Figure
5. 9-12 presents the de control voltage at which the switch turns off without command. It
must be remembered that turn off will occur if the de supply bus drops below this curve for
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Figure 5.9-11. Magnetic Switch Figure 5.9-12. Magnetic Switch
Minimum Command Voltage Dropout Voltage
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Pictures of turn on and turn off were taken to determine these characteristics. The switch
was fully on within 4 milliseconds from the start of the ON command and off within 2 milli-
seconds from the start of the OFF command.
This switch primarily has single failure modes in the coils and control resistor which pre-
vent load turn on. It seems too high a weight and efficiency penalty to double the magnetics
to prevent single failure turn off. The "off1 ' power and the "on" efficiency can only be im-
proved with weight and size increase. The current limiting advantage of the saturable reac-
tor switch is practically lost because the current magnitude rapidly increases as the load
resistance is decreased. This is due to the high turns ratio, which must be maintained for
efficiency, and because there is no feedback from the output to cause cutoff for low load
resistances. The efficiency and regulation degradation are severe compared to the relay
switch, but good compared to the itransistor switch of Section 5.9. 3.
5. 9. 2. 3 Magnetic Switch Reliability
Reliability of this switch design was (
COMMAND RECEIVER
determined from the reliability diagram of Figure 5.9-13.
CONTROL CURRENT SWITCH
Figure 5. 9-13. Magnetic Switch Reliability Model
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The summation of piece part failure rates for each circuit is shown within the blocks. It was
assumed that the probability of failures open equals the probability of failures short. There-
fore, the equation for the quad H and quad 7r is the same and reduces to:
Q2Ri 3 - Qi]
quad 2
where = 1 RQi 1
R. = reliability of one element of the quad
R. = -kXit
1
The total switch reliability is found from the product of the reliabilities of the command
receiver, the control current switch, and the magnetics. The results are shown in Table
5. 9-3 for a mission time of 105 hours.
Table 5.9-3. Total Switch Reliability
5.9.3 AC SOLID STATE SWITCH
5. 9. 3. 1 Design Description (Figure 5. 9-14)
An ac solid state switch or transistor switch as it will be referred to is similar to the mag-
netic switch except the magnetic amplifier has been replaced with a diode bridge. The ac
load current is rectified to dc and then controlled by the transistor switches.
The diode bridge must contain two diodes in series at each location to prevent half wave
voltage to the load if a diode failed short when the switch is off. This would be a half wave
short circuit since the load transformer would saturate under the equivalent of dc voltage
applied to the primary. A quad was used at each location on the bridge to maximize relia-
bility.
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Command Receiver Control Current Magnetics Total Magnetic
Reliability Switch Reliability Reliability Switch Reliability














This circuit is connected directly to the ac power lines. To maintain ground isolation a dc
power supply is required for the switch control circuits. Ten volts was selected to reduce
power loss in the dc circuits.
5.9.3.2 Test Results
Figure 5. 9-15 shows the relatively large magnitude and change in the voltage drop across this
switch. This represents both a power loss and regulation degradation. Figure 5.9-16 sum-
marizes the power losses in the switch. Since the current switch must control the full load
current, the dc drive and control current is quite large and causes a large power loss, much
larger than the voltage drop losses in the ac line. Taking into account all switch losses (but
not the loss for the dc power supply) the ac power delivered divided by all input power is given
in Figure 5.9-17. While it would appear that simply loading the switch more would yield
higher efficiency, this would violate the forced beta design for the pass transistors. Since the
design is for a very long life and harsh environment, this cannot be done and the 225 (C curve
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Figure 5.9-15.
0 20 40 60 80
TEMPERATURE- C
Solid State AC Switch No. 1 (10 Watt) Output Voltage
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Figure 5.9-16. Solid State AC Switch No. 1 (10 Watts) Power Losses
A special ambient test was performed to determine the interaction between two transistor switches.
Two setups were devised to operate two switches from a single dc source. Setup No. 1 of Figure
5.9-18 references the return of the dc supply indirectly through the diode bridge to the inverter.
Setup No. 2 of Figure 5.9-19 references the dc supply directly to one side of the ac inverter.
In Figure 5. 9-18, switch No. 1 is on and switch No. 2 is off during the first half cycle of the
inverter. The dc voltage across each switch control circuitry (Vss) is approximately 10 volts
when the polarity of the inverter changes at the second half cycle, the return side of the dc
85 
~Z ~~ ~~~~~~ F RL =225 084-
R =250 
883 L
>: ___R = 275 0
O LZ 82
81
I I i i I I I I I I I I
-20 0 20 40 60 80
TEMPERATURE- C
Figure 5. 9-17. Solid State AC Switch No. 1 (10 Watts) Efficiency
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"FIRST" HALF CYCLE






Figure 5. 9-19. Transistor Switch Test Setup 2
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supply floats up to about 50 volts. As a result, about 60 volts is impressed across the con-
trol circuitry of switch No. 2 (Vss2). This step causes turn on of switch No. 2 due to tran-
sistor and stray capacitance of the switch. Placing a capacitor (C1) across Vss of each
switch causes the voltage to change slow enough to prevent premature turn-on. However,
the ac current through the capacitor is quite large. This same situation exists for Setup
No. 2 of Figure 5. 9-19.
Another problem exists when both switches are ON. Figure 5. 9-20 shows the wave forms
of various currents in Setup No. 1. These wave forms will be used to show that the currents
change path with each half cycle and take the path of least resistance.
Referring to Figure 5. 9-20, currents into the switches I1 and I3 maintain constant magnitudes
during each half cycle of the ac load currents. Their return paths, I2 and I4 however, are
changing in magnitude with each half cycle. Also note the variations in ac currents I5 and I6.
This shows that some of the dc control current is returning to the dc power supply via the ac
lines common to the two switches. As a result, the pass transistor of switch No. 2 is con-
trolling much more current than it was designed for. This shifting of currents from the
desired path was also evident in Setup No. 2. Another problem created by this half cycle
imbalance is generation of electromagnetic interference.
The 10 volt supplies must float on the ac line, also an EMC problem and a command source
problem. Finally, a capacitor across Vss or much lower impedance command and control
electronics is needed to prevent spurious turn on. The former causes current spikes (seen
in I1 and I3 of Figure 5. 9-20 and the latter higher power consumption).
Another alternate of using separate dc power supplies for each switch would eliminate this
problem, but is not considered a practical solution due to the large number of switches
required in the power subsystem. Due to the above complications and the rather low effi-
ciency, no further work was done on this type of switch since it seemed inapplicable as a
general application switch for the TOPS power distribution.
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Figure 5. 9-20. Setup No. Transistor Switch Currents
Figure 5. 9-20. Setup No. 1 Transistor Switch Currents
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5.9. 4 AC CURRENT LIMITER AC TOLOAD
AC
IN ° T1C CR3
AC CR2
5. 9. 4. 1 Design Description (Figure 5. 9-21) RET CR4
The requirements, for which a specific design
was made, were to limit ac current passed to CR CR
CR6 CR8
less than 1. 8 amps. The limiter must pass
45 watts (0. 9 amp) at 90% or better efficiency. Figure 5.9-21. AC Current
Limiter Schematic
The design utilizes two saturable reactors which are biased by a common control winding.
Using the output to provide the control current provides a "fold back" characteristic, which
means the power delivered to the load actually decreases as load resistance decreases. When
the ampere turns in the gate winding (power path) exceed the control current, the inductor
comes out of saturation and supports part of the voltage, hence limiting the current drawn by
the load. When one gate winding is supporting part of the voltage and limiting the current, the
supported voltage is reflected in the control winding (a much larger voltage) and causes a large
increase in control current; hence, the limit current is considerably greater than 1.8 amps for
low resistance loads. The duty cycle is short however because the large amount of volt
seconds put into the core must be taken out in the next half cycle. Until the core saturates
all the applied voltage is supported and no current flows. The shorted turns around the two
cores causes both cores to share the supported voltage while no current is passed. The
"harder" the overload, the more volt seconds are applied each half cycle, which causes a
shorter duty cycle and a reduction of input power. Of course, the current spikes each half
cycle must be tolerated by the ac source.
An approximate 50:1 ratio was chosen for the control current. This corresponds to a
4% loss due to control current alone, since the limit is set at twice the operating current.
The higher the ratio, the greater the current spike will tend to be when limiting.
5. 9. 4. 2 Test Results
The test setup is given in Figure 5.9-22. A transformer/rectifier (TR) was used to load
the limiter. The overload condition was caused by reducing the dc loads. Hard shorts were
applied by a 6 inch clip lead across the points indicated in the matrix. Each unit was tested































































Preliminary testing included evaluation of a 25:1 ratio unit for comparison of limiting char-
acteristics to the 50:1 design.
Figures 5. 9-23 and 5. 9-24 present the efficiency results for the first (breadboard) and second
(qual) test units. The first unit loading was slightly less than the 45 watt desired nominal
which results in the generally lower efficiencies at 34 and 37 watts. However, the control
current was a bit low, which caused the 41 watt efficiency to be higher than the qual unit 42
watt efficiency. The copper losses at 48 watts and high temperature cause the lowered effi-
ciency seen in the qual unit. The efficiency adequately exceeds the 90% requirement.
Figures 5. 9-25 and 5. 9-26 show the voltage loss due to the current limiter. The qual unit
had a higher voltage drop corresponding to the heavier loading. The -7 to +7% load change
and temperature cause a 1. 3% change in voltage (out of 50) or degradation in regulation. The
maximum drop corresponds to a 3% loss of voltage.
Figures 5. 9-27 and 5. 9-28 give the amplitude/width results as the load resistance was
decreased for each output of the TR. These results are for the quasi square wave
current which is the passed current waveform when limiting occurs. Low temperature
always produced the highest amplitudes. Since the 30 volt output represents a "harder"
short (due to the voltage contribution of rectifiers in the 5 volt output), an overload there
produced the minimum durations. Some variation in characteristics can occur among dif-
ferent units, as seen in these results, due to slight differences in the construction and mag-
netic properties. For reference, Figure 5.9-29 shows the overload results for the 25:1
(control to gate) ratio design.
Figures 5. 9-30 and 5. 9-31 present the results of short tests indicated in Figure 5.9-22, The
current waveform is a current "spike" each half cycle, as depicted in Figure 5. 9-30. The
circled data point represents the -200 C test. As with the overload characteristics, the qual
unit limited better. The 25:1 ratio unit was a little worse than the 50:1 qual unit. The short
and overload results of the 25:1 unit were not greatly better than any 50:1 unit, so the higher
ratio seems better, since it is 4% more efficient.
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Figure 5. 9-26. AC Current Limiter
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Figure 5. 9-31. AC Current Limiter













Figure 5. 9-32 gives the power limiting characteristics of the limiter for increasing overload.
Figure 5. 9-33 shows the input power under various short conditions. The fold back charac-
teristic is seen on these two figures, the power is lowest at the "hardest" output short (the
current limiter output).
5. 9. 4. 3 Failure Mode, Effect, and Criticality Analysis
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component is
shown on Table 5. 9-4. Its purpose was to analyze the operation of each piece part to deter-
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Figure 5.9-32. Inverter Input Power for AC Current Limiter














































































































































































































































































































































































































































5.10 LOW VOLTAGE CUT OFF (LVCO)
5.10.1 FUNCTIONAL REQUIREMENTS
The Power Subsystem is primarily dependent upon CCS for load fault detection and correction.
The LVCO provides a backup function within the Power Subsystem to protect against a long time
low voltage condition on either the ac or dc Main Bus in the event that CCS fault correction
capability is lost. The LVCO senses the ac Main Bus voltage, 50 vrms + 3-4 percent, at the
output of an inverter. If an undervoltage condition appears, that is, the bus voltage is reduced
to 45 ± 1 vrms, for a finite period of time (T1), the LVCO will then immediately send an
interrupt signal to CCS. The existence of the interrupt signal will be for the duration of the
undervoltage condition. This interrupt signal will be a steady state command that is reset by
restoration of the Main Bus voltage. This signal will be hard wired to CCS and will be synchro-
nous with a 500/ 9 KHz externally supplied clock pulse 1.5 ± 0.5 p s wide. The interrupt signal
informs CCS that the Power Subsystem intends to change the state of the spacecraft loads
within a fixed time (T2) unless stopped by either removal of the system fault (returning the bus
voltage to specification) or a CCS inhibit command to the LVCO. If not stopped, the LVCO will
then remove all non-critical loads. If, after this action, the Main Bus voltage still does not
return to spec within a preselected time (T3), the LVCO will then transfer all critical loads
(those loads required for establishing a command up-link to receive ground commands) to
their standby units. At any time during the period T1 through T3 the LVCO will be capable of
receiving an inhibit command via the "S/ C Command Data Bus" from CCS, if it is determined
by CCS that the Main Bus is within specification. This inhibit would stop all further action by
the LVCO. If, at any time after a low voltage condition occurs, the Main Bus returns to spec,
the LVCO will cease further action and return to its standby state. The LVCO will contain
sufficient energy storage to operate one time after the loss of Main Bus power.
5.10.2 DESIGN DESCRIPTION (FIGURE 5. 10-1))
The main ac bus voltage is sampled, and power supplied to the LVCO by a 1:1 transformer.
The approximate 46 volts dc obtained by rectifying and filtering is used for energy storage to
minimize capacitor size. A series regulator (CR 10 and Q1) provides a relatively precise





















































































































































































































































































































































































































































































































capacity since these loads become constant current. The ac voltage is compared against a
reference (CR 13) by a voltage divider which is temperature compensated by the diode of the
same type used in the rectifiers. An FET switch with a short delay is used for generating an
impedance change which can interface to TTL circuits for the CCS interrupt signal.
The other outputs are originated by two FET switches biased at different voltages by a resistor
divider. The op amp output charges a capacitor (C6). The capacitor voltage ramp is applied
to the FET gates and each turns on when its gate-source voltage rises above its pinch off.
The FET drain current is kept small to minimize its effect on the voltage divider. Timing
ceases and the capacitor is quickly discharged in the event the ac voltage returns to normal.
A two transistor self-latching curcuit is used to short the timing capacitor if an inhibit command
is received when the op amp is high. The circuit remains latched on, shorting the timing
capacitor, which prevents all outputs, until the op amp output returns to a low state. A
command received when the op amp output is low has no effect. The inhibit command is
capacitive coupled to prevent incorrect inhibiting of the outputs due to a failure of the command
circuit, since that failure is impossible to detect until it is too late.
Relays K1 and K2, with their drivers, make up a switch for an ac/ dc bus for powering all
noncritical loads. Both relays can be opened and closed by CCS for its use in power control or
fault clearing. The LVCO can open K2, which is the relay normally used to provide noncritical
load power. K1 should only be closed if K2 cannot be closed.
The output of the timer and amplifier for T3 (Point A) is applied to a voltage reference (CR 33
and CR 34) for a two stage emitter follower output. An FET switch (Q17) limits the pulse width
of the output to be compatible with the present Power Distribution Switch. The emitter follower
outputs and single driver provide the current gain required and full isolation of the output to
each switch. Capacitors in the output transistor collectors prevent continuous application of
a command to any switch due to any single part failure. This must be done to prevent locking
any switch in one position due to an LVCO failure. Placing the capacitors in the collectors













































The photographs also show pulse width of the outputs and, to some extent, the energy storage
duration.
The circuit was tested in various modes, such as with the dc supplies turned off, and a trip
caused by switching off the ac to prove energy storage adequacy. The circuit was also tested
by allowing all capacitors to discharge by removing all power and then quickly reapplying all
power and switching off the ac again. This prevents the energy storage capacitors from
charging and demonstrates that the circuit will operate from the protected bus without energy
storage.
Real relays were used in thenoncritical load bus control so the T2 function could be adequately
demonstrated. To prove the adequacy of the T3 switch drive output, the interface was simulated
using properly loaded transistors, (2N2222A, typically), thus duplicating the first stage of each
load switch. The specifics are given in Figure 5.10-4. The base current was measured between
the base emitter resistor and the base as shown, therefore it is the true base current. The
current was measured using a 100 turn coil and de current probe. Though the coil-probe
combination was calibrated for each set of data, the overall accuracy of these measurements
can be as much as ± 5 percent due mainly to possible reading error.
Five output transistors of T3 (one in each module A) were shorted, base-to-emitter, to demon-
strate the failure tolerance of the driver. The outputs monitored in T3 were selected such that
outputs with shorted transistors were monitored as well as normal outputs.
The ac input current was measured using an ac current probe and oscilloscope.
Figure 5.10-5 presents the trip and reset results for the qual unit. In the bridge rectifier,
several diodes could short and near correct operation would continue. The graph shows that
once short in each location in the bridge would lower the trip point out of the specified range.
Such an event is most unlikely, but the loss of two diodes to a short should be allowed in
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Figure 5. 10-6. LVCO Qual Unit































Figure 5. 10-7. LVCO Qual Unit
T2 Delay and T3 Delay
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There is a small delay in the detector output due to the filter on the transformer-rectifier
output. This delay is about 0.4 milliseconds, according to test results, when the input ac is
switched off. This delay, and the T1 timing results, are presented in Figure 5.10-6. The
total delay from the occurrence of an undervoltage to the CCS alert is really T1 plus the
detector delay, for a step change from normal voltage to an undervoltage. For a slowly
degrading ac voltage, there would be no detector delay.
Figure 5.10-7 presents the results for the second and third time out. The 29 F-type tantalum
capacitor produced predictable variance with temperature. A temperature stable capacitor
must be used to get the precise results currently specified. As demonstrated by the curves
when the capacitor was not in the temperature chamber, there was little contribution to a
change in timing from the other components in the timing circuit. These times are taken
from photographs of oscilloscope traces thus the recording accuracy can be no better than
± 0.5 millisecond for the T3 time. The variance of T3 timing was less than the allowed range,
but it exceeded the range because the availability of specific resistors for trimming prevented
setting the timing close to 25 milliseconds. The actual variation in T3 is too large a precentage
of the allowable range to permit compliance with the spec over the full life of the mission. The
accuracy problem is due to the fact that the timer hardware works from To (op amp output)
while the spec is TO-T1, T1-T2, T2-T3. The timer tested cannot meet the referenced spec
for the temperature range and life of the mission.
Figure 5.10-8 presents the current output results for T3 outputs. Since the actual current
output has little meaning, the graph shows the amplification required by the device to produce
its end result; i. e., transferring a relay. Since a relay is basically a current motivated device,
the current required to operate a proposed relay (12 milliamp, 1/2 crystal can, 32 volt) was
divided by the current provided by the LVCO output. For the K2 (coupler) transistor of the
Power Distribution Switch, the collector current is 0.429 milliamp. The curves of Figure
5.10-8 include the results for the base-emitter shorted outputs as well as the no simulated
failure results. More variation occurs in the K1 output because the small voltage changes
5-240
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which occur cause larger current changes across the lower resistance. Due to the design of
the switch, hard saturation is not required of the transistors in the switch, therefore a beta
of 12 or even 15 could be acceptable, so the outputs for T3 meet the requirements.
The power consumed in standby mode is approximately 500 milliwatts. Approximately 100
milliwatts are losses in the transformer and the rest is in the sense resistor divider, series
regulator reference, op amp and timing resistor ladder. Thus this design cannot meet the
100 milliwatt power dissipation requirement.
In general, the energy storage and coupling capacitors proved adequate. Likewise, the LVCO
functioned correctly, providing sufficient output magnitude and duration in the test where the
energy storage capacitors were not charged.
5.10.4 FAILURE MODE, EFFECT, AND CRITICALITY ANALYSIS
The Failure Mode, Effect, and Criticality Analysis (FMECA) performed on this component is
shown on Table 5.10-1. Its purpose was to analyze the operation of each piece part to determine
single failure effects on the component operation.
5.10. 4.1 Piece Part Failure Effects
Since the philosophy of the LVCO is to provide an unsophisticated backup to fault correction of
power problems, no extensive redundancy to perform the function is incorporated. Several
key points such as rectification and filtering have quad's to prevent power overloading due to
a single failure. The T/ R and filtering is also the most "active" part of the circuit. A parallel
power path must be provided for the noncritical load bus, but that is primarily as a backup to
the K2 relay, not LVCO operation failures.
Whatever the LVCO can do (turn off, turn on, switch over) can occur erroneously or not occur
when required, due to a single piece part failure. Erroneous outputs due to the detector and
associated parts up to the FETs can be prevented by the inhibit command. An erroneous CCS
interrupt output will just be ignored after the CCS confirms that no problem exists. An
erroneous turnoff of noncritical loads can be corrected by CCS closing of K1. Erroneous
5-241
outputs to critical components on T3 are limited due to capacitive coupling, hence can occur
only once.
Since this component only provides a backup function, failure to operate due to a single failure
does not produce a single failure effect to the mission. Erroneous outputs can cause as little
as one load to come on or go off, or as much as all critical loads switched to backup, due to
a single failure. This is not to say there are many components which can fail to cause these
drastic erroneous responses. There are only a few parts, and they must fail short, which
can produce the large perturbations.
A relatively simple modification to the present LVCO design could prevent the erroneous single
failure modes mentioned above. A series power switch, controlled by the op amp output,
would apply voltage to a particular function output circuit only when an undervoltage is being
detected. A possible method is schematically given in Figure 5.10-9. Two switches would be
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Figure 5.10-9. Series Switch Schematic - LVCO Modification
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Another alternative, which is safer because it would provide inhibiting of the power switch by
CCS inhibit, is given in Figure 5.10-10. While these additions reduce the probability of oper-
ation, the eliminationlof undesirable erroneous failure modes produces an LVCO even more
consistent with its basic philosophy.










Figure 5.10-10. Series Switch Schematic - CCS Inhibited
The present design uses the 2N2222A transistor as the load switch driver. To provide for the
possible 41 vdc transient undervoltage due to an open circuit failure of the Current Throttle, it
is recommended that the 2N2222A transistor with a Vceo of 40 volts be replaced by a transistor
with a Vceo of 60 volts or higher.
5.10.4.2 Circuit Failure Modes and Probability of Occurrence
The philosophy for LVCO use is that it is a simple hardware back-up to the CCS fault correction
capability. As such, the circuit design has single failure modes that perturbate the spacecraft.
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The following sections report on the status of technology developments undertaken during
the program. These developments concern circuit designs for dedicated power conditioning
elements not included in the Power Subsystem. These designs were breadboarded, tested
and delivered to JPL. Together with the system definition activity, the results of the tech-
nology development effort will serve to define realistic PCE hardware requirements and
capabilities.
6.1 TWT CONVERTER ASSEMBLY
6.1. 1 FUNCTIONAL CHARACTERISTICS
1. Provides dc to dc conversion of electrical power to satisfy traveling wave tube
requirements.






3400 to 3500 vdc, setable within 0. 2%; regulation + 0. 5%;
ripple 1. 0 volt peak to peak.
1425 to 1525 vdc, setable within 0. 5%; regulation + 1. 0%;
ripple 2. 0 volts peak to peak.
100 to 500 vdc, setable within 5.0 volts; regulation + 1%;
ripple 1. 0 volt peak to peak.





2 to 5 milliamperes
43 to 48 milliamperes
6-1
Anode: 0.2 milliamperes
Filament: 220 milliamperes with a 400 milliampere limit
5. Operation required through pressure decrease from atmosphere to space
vacuum.
6.1. 2 DESIGN DEFINITION
6. 1. 2. 1 General Description











Figure 6. 1-1. Traveling Wave Tube Amplifier Power Supply
The requirements for the particular voltages and currents are shown in Table 6. 1-1.
6-2
Requirements of the TWT DC-to-DC Converter
Output Voltage Current Regulation Ripple Remarks
Heater 5. 0 to 0. 2 amps + 3.0% Current Limited
5. 5 vrms to 0.4 amps rms
Helix 3400 to 2.0 to + 0.5% < 1. 0 V Adjustable
3500 vdc 5. 0 ma
Collector 1425 to 43.0 to + 1.0% <2.0 V Adjustable
1525 vdc 48. 0 ma
Anode 100 to 0.2 ma + 1.0% < 1. 0 V Adjustable
400 vdc
· Provide heater voltage 110 seconds nominal prior to main power turn on.
* Turn TWT off below 29.4 volts and above 30.6 volts and inhibit the turn on
of the main power if the input bus voltage is not in the 30 v + 2% range.





· Free run if there is no clock input
The block diagram of the TWT Power Supply is shown in Figure 6. 1-2. The heater and the
high voltage converter (Figures 6. 1-3 and 6. 1-4) both utilize the same input filter, the heater
supply turns on instantaneously upon input power application, and the high voltage outputs
turn on 110 seconds later. Both the heater and the high voltage converters switch at the
vehicle clock frequency of 4.096 kHz and 2. 048 kHz respectively. They are also capable of
switching at their own free running frequencies when the vehicle clock is absent.
The heater inverter utilizes a high reactance transformer to provide the desired output
voltage and also provides current limiting as explained in the Heater Transformer section
of this report. The high voltage converter is protected from over voltage and under voltage


























voltage converter turns off if the input bus voltage is outside the 30. 0 + 2 percent voltage
band, and it has to be restarted again. It also prevents the converter from turning on
(inhibits) if the bus voltage is outside the described voltage band.
The circuit in Figure 6. 1-6 provides a 110 second starting delay to the high voltage con-
verter. During this period of time, it also inhibits the converter from starting due to some
transient condition. The starting circuit excites the primary of the saturable core free
running clock for several cycles (for a period of 50 milliseconds) thus starting the switching
of the power transistors.
The high voltage transformer provides the helix, collector and anode outputs. The descrip-
tion of this transformer is in the High Voltage Power Transformer Section. Each one of the
three outputs is rectified and filtered to provide the specified output ripple. The outputs are
further regulated by their respective high voltage series regulators. The three regulators
are shown in Figures 6. 1-7 through 6. 1-9. The regulators float on a high voltage resistive
divider network (providing a constant current) and only sample portion of the output error
signal. The output voltage of the helix and collector regulators is 60 volts and the anode
regulator is 40 volts.
To adjust the output voltages for the specified range, the following change in the resistor
dividers will provide the approximate desired output:
To turn the TWT Power Supply on, 30 volts dc has to be applied to the input and it is recom-
mended that the high voltage outputs be loaded to their respective loads.
A full schematic of the power supply is shown on Figure 6. 1-10.
6-8
Helix Collector Anode





































Figure 6. 1-7. Anode Circuitry
Figure 6.1-8. Collector Circuitry
6-10
40 V s V 100 V
Figure 6. 1-9. Helix Circuitry
The operating characteristics are listed in Table 6. 1-2. They provide a quick description
of the TWT Power Supply for evaluation against the specified requirements on Table 6. 1-1.
6. 1. 2.2 High Voltage Power Transformer Design
The high voltage power transformer was designed to sustain an input voltage of 30 volts and
deliver three outputs (@ 3500 volts, 1525 volts and 400 volts) with a maximum stepup ratio
of 1:120. The power handling capacity of this transformer is about 100 watts, the switching
frequency is 2 Kilohertz, and a flux density of 6.25 Kilogauss. The transformer efficiency
is about 92. 5 at full rated power. The transformer losses are divided into 5. 5 watts core
loss and 2 watts copper loss (@ approximately 5. 5 core loss and 2 percent copper loss). The
total transformer weight is 2.25 pounds.
A one mil tape Supermalloy cut "C" core was especially ordered from The Arnold Engineer-
ing Company. This material has about 1/6 the core loss of a 1 mil Selectron cut "C" core.
Other transformer designs have been considered and also built, but this particular winding
























Table 6. 1-2. Operating Characteristics of the TWT DC-to-DC Converter
Heater Current Limit = 0.44 amperes rms
Over Voltage Cutoff 30.704 to 30.732 vdc
Under Voltage Cutoff 29. 304 to 29. 254 vdc
· Temperature Change of -200 C to +800 C
· Vehicle Clock to Free Run
· Input Voltage Change of 30.0 v + 1%
· Typical Efficiency 87%
* Total Breadboard Weight 7 lbs -. Packaged 9 lbs
· Volume 240 - 250 in. 3
· Total Power Capability 100 watts
* Ripple Current Feedback = 20 Milliamperes pp
* Turn On Inrush Current 10 Amperes -. di/dt 12, 000 Amperes/Second
* Not Susceptible to 0. 1 Vpp Power Source Ripple From 5 Hz to 150 kHz
· Numberical Reliability
Lambda Per Million Hours = 10. 182
· Methods of Improving the Efficiency
- Reduce power transformer core size
- Provide secondary transformer taps (Thus reduce voltage drop on high voltage
series pass element regulator transistors).
- Eliminate high voltage regulator divider resistors and use the output transformer
taps to float the regulators.




Output Voltage Current Deviation Regulation Ripple Frequency
+150 mvy 3.958 kHz
Heater 5. 5 vrms 0.22 amps <+ 3% Square to
-150 mv Wave 3. 768 kHz
+12. 7 v 1. 973 kHz
Helix 3460 vdc 0 <+ 0. 5% 0.7 Vpp to5.0 ma
-19.6 v 1. 874 kHz
+1. 5 v 1. 973 kHz
Collector 1511.2 vdc 48.0 ma<+ 0. 15% 1. 8 Vpp to
-1. 8 v 1. 874 kHz
+1.6 v 1. 973 kHz
Anode 391.84 vdc 0.2 ma <+ 0.5% 0.07 Vpp to
-1. 3 v 1. 874 kHz
The core specifications are shown in Figure 6. 1-11.
Figure 6. 1-11. Core Specifications
Two cut "C" cores were used in order to minimize the step up ratio (@ reduce it to 1:60).
The primary 30 turns of AWG 23BIFILAR were connected in parallel on both sides of the
single core legs and further in parallel between the two cores. The secondary windings were
connected in series between both sides of the single core legs and further in series between
the two cores.
The two legs of the "C" core were wound in order to cover both air gaps (this is a natural
air gap of 2 mils), thus increasing the efficiency of the transformer by absorbing the energy
across the air gap, due to fringing into the copper wire.
The method of sandwiching the secondary windings between the primary winding decreases
the leakage reactance and increases the coupling between the primary and secondary wind-
ings. Another method used to increase coupling was to keep the width of the turns on the
primary and secondary the same, this at the same time maintains the same winding margin.
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Weight Core Dimensions (inches) Gross Area (DXE) Window
per Core D E F G in. 2 Area (FXG) in. 2
0. 83 lbs 3/4 1/2 1 2 3/8 3. 716 16
S TRIP WIDTH
In order to prevent corona, a 20 volt per mil of mylar insulation was used. Also a winding
margin of 3/8 inch was used to prevent high voltage breakdown between the magnet wire and
the core. The winding and interconnection method is shown in Table 6. 1-3.
Table 6. 1-3. Winding and Interconnection Method
Interwinding capacitance and interlayer capacitance were kept at a minimum by selecting a
flux density as high as feasible (and yet maintaining a high efficiency) in order to increase
the volts per turn. A core was selected with a winding length as long as necessary in order
to minimize the amount of layers required.
All good design practices known were used to increase coupling, reduce leakage reactance,
reduce interwinding and interlayer capacitance, optimize size, weight and efficiency, with a
certain degree of compromise used in all these conflicting requirements.
A schematic of the transformer is shown in Figure 6. 1-12.
6. 1. 2.3 Heater Transformer
A high reactance transformer was used to provide current limiting. The sketch of the trans-
former is shown in Figure 6. 1-3.
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Winding Total No. Turns | Total DC Resistance
N1 thru N8 30 to CT 0.13 ohms to CT
Ng thru N12 3600 1757 ohms
N13 thru N16 1600 110 ohms
















































Figure 6. 1-13. Heater Transformer
An AM 7 Silectron Cut "C" Core was used with the primary of 95 turns of AWG 33 on one
leg of the core and a secondary of 29 turns of AWG 27 on the other leg of the core. Another
"C" core AM 21 was used to introduce another flux path. All the air gaps used were the
natural 1 mil air gap created by the cores.
As the secondary current increases the flux path changes direction (following the lowest
resistance path) from the core with the windings to the shunting core, thus limiting the
current at the output.
A test of this design showed an operating point of 5. 0 to 5. 5 volts rms adjustable and a short
circuit current of 420 to 440 milliamperes rms.
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6.2 TWO-PHASE INVERTER ASSEMBLIES
6.2.1 FUNCTIONAL CHARACTERISTICS
* Provides conversion from dc to two phase ac for gyros and momentum wheels.
* Requirements: Gyros Wheels
Power rating, continuous 12 watts 12 watts
Power rating, peak 20 watts 12 watts
Frequency 1600 Hz 400 Hz
Electrical configuration 3 wire 4 wire
Command logic 5 v TTL 5 v TTL
Phase reversal No Yes
Inhibit override None 200 ms pulses
Free run Yes Yes
Output isolation Yes Not required
Output voltage 25 vac 5% 26 vac ±5%
Free run frequency 1590 Hz +0, -4% 396 Hz +0, -4%
Frequency stability ±0.5% Not required
6.2.2 DESIGN DEFINITION
Separate two-phase inverters for the gyros and momentum wheels were design as described
below:
6. 2. 2. 1 Gyro Inverter
The Gyro Inverter is designed to provide two phase, three wire, square wave voltage at 25
volts ac rms plus or minus five percent, with a ninety degree phase displacement. A block









Figure6.2-1. GyroIn BloSWITCH XFD
Figure 6. 2-1. Gyro Inverter Block Diagram
Figure 6.2-2. Timing at 1600 Hertz is provided by an internal oscillator driven from the
vehicle clock, with a back-up capability to free run at 1590 Hertz, plus zero, minus four
percent if the vehicle clock is disabled. The inverter delivers six watts per phase at greater
than 85 percent efficiency into a lagging power factor load of 0. 9 to 1. 0. Specified voltages
are maintained for loads with lagging power factors of 0. 5 to 1. 0. On-off control by com-
mand and clock logic uses five volt TTL (Transistor-Transistor Logic) signals. The in-
verter operational temperature limits are from 0°C to 400C; non-operational limits are
from -20°C to +800 C.
6. 2. 2.2 Wheel Inverter
The Wheel Inverter is designed to provide two phase, four wire, square wave voltage at 26
volts ac rms plus or minus five percent, with a ninety degree phase displacement. A block
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Figure 6.2-3. Wheel Inverter Block Diagram
Figure 6.2-4. Timing at 400 Hertz is provided by an internal oscillator driven from the
vehicle clock, with a back-up capability to free run at 396 Hertz, plus zero, minus four per-
cent if the vehicle clock is disabled. The inverter operates from 30. 0 vdc plus or minus one
percent and a 5. 0 vdc plus or minus five percent logic supply. The inverter delivers six
watts per phase at greater than 85 percent efficiency into a lagging power factor load of 0. 9
to 1. 0, and provides the specified voltage into lagging power factor loads of 0. 5 to 1. 0.
Command signals control the on-off or phase reversal state of the inverter. All command
and clock logic uses five volt TTL (Transistor-Transistor Logic) signals. Normal ON com-
mand uses a 200 millisecond pulse with a repetition rate from zero to five per second. The
inverter is required to operate in specification from 0°C to 40°C; non-operational limits are


























































































































































































































































































































































































































































































6.2.3 DRIVE CIRCUIT ALTERNATIVES
In developing the 2-phase inverter designs, several drive circuit alternatives were con-
sidered. A voltage of 26 volts rms was assumed with a continuous power requirement of 12
watts and a peak (stall) requirement of 20 watts at a power factor of 0. 5. Input driving sig-
nals are derived from an on-board clock. Input impedance must be greater than 10 kilohms
to avoid excessive loading on the input signal.
6. 2. 3. 1 Alternative No. 1 - Direct Drive, Isolated Output (Figure 6. 2-5)
In this approach, a power transformer with center tapped primary is required in each phase.
The power transistors alternately switch power from one half of the primary winding to the
other half. This results in having only one switch voltage drop in series with the load at any
time. The darlington driver provides the most efficient means of driving the power switch




Figure 6.2-5. Direct Drive, Iscolated Output
djU TAOUTPUTt XJ
6. 2. 3. 2 Alternative No. 2 - Isolated Drive, Direct Output (Figure 6. 2-6)
The initial stage in this circuit operates exactly as does the circuit of Figure 6.2-5. How-
ever, the transformer supplies base drive to a transistor bridge circuit instead of the load.





Figure 6.2-6. Isolated Drive, Direct Output
The bridge provides the required ac by alternately switching power and returns through two
transistors at each end of the load. Thus, there are two saturation voltage drops in series
with the load at any time. However, the rms voltage delivered to the motor is equal to the
source minus two transistor voltage drops, or approximately 29. 0 vac rms. A second con-
sideration is that both ends of the motor winding must be isolated, since each is alternately
connected directly to the 30 volt bus.
6. 2. 3. 3 Alternative No. 3 - Direct Drive, Direct Output (Figure 6.2-7)
In this circuit, the signal input is applied directly to an NPN darlington pair which forms the
bottom leg of the bridge. The top leg, consisting of a PNP darlington pair, receives its
drive from the corresponding bottom switch. In this manner, the need for a transformer is
eliminated. However, each switch requires a darlington configuration which results in a
higher saturation voltage drop than that of a single transistor (a typical drop for two tran-
sistors would be 1. 5 to 2 volts). Also, as in the output bridge of circuit 2, there will be two
switch voltage drops in series with the load at all times. This circuit more nearly matches




Figure 6. 2-7. Direct Drive, Direct Output
6. 2. 3. 4 Tradeoff Characteristics
The circuit of Figure 6.2-5 offers the following major advantages:
(1) Low complexity
(2) Output voltage flexibility
(3) Isolation
(4) High efficiency
The low complexity indicates a high reliability; however, any increase in reliability is offset to
some extent by the very high failure rates usually applied to magnetic components. The out-
put flexibility and isolation advantages would seem to be of importance in this particular ap-
plication since the gyro requires approximately 26 vrms and is a three wire device.
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The efficiency of this circuit approaches 90 percent; however, it should be remembered that
the magnitude of the losses in this application is very small -- approximately 60 mw per per-
cent of efficiency. Therefore, any efficiency greater than perhaps 85 percent would be
acceptable.
The major disadvantage of this approach is the size and weight of the power transformers.
The two six watt transformers required (one each phase) could weigh up to one-half pound
and would account for most of the total supply weight.
In the circuit of Figure 6. 2-6, the transformer provides base drive for the transistor bridge.
If a forced gain of 10 (the usual value for power switches) is used, the transformers must
provide one tenth as much power. Since the primary voltage is constant, the only factor
contributing to a reduction in size is less current -- therefore, smaller wire. The number
of primary turns will be equal to or greater than (for a smaller core) that of the power trans-
former. The total number of secondary turns would be no less than half of the power trans-
former approach. The net result is that a driver transformer will be at least half the size of
a power transformer. Since additional power transistors are required, the overall size and
weight of this circuit will be approximately the same as that of Figure 6. 2-5.
The attractiveness of the circuit of Figure 6. 2-6 is further reduced by the increased com-
plexity (approximately 3 times that of Figure 6.2-5) required in the bridge output. This
would cause a substantial decrease in the reliability figure of merit. Another factor affect-
ing reliability is the lack of dc isolation. Any bridge circuit is highly vulnerable to failure
due to inadvertent grounding of either output terminal.
The efficiency of the circuit of Figure 6. 2-6 would be slightly better than that of the first
circuit even though there are two switches in series with the load. This is due to the single
transistor voltage being less than one half that of a darlington. The efficiency increase,
however, would be small.
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The output voltage of a bridge inverter is reasonably fixed at something less than the bus
voltage. In the circuit of Figure 6.2-6, it would be about 29 vrms. In the forced gain con-
figuration, the saturation drop will not change significantly over a fairly wide load range (say
5 to 1). The output voltage regulation will, therefore, be better than 5 percent from stall to
running loads.
The circuit of Figure 6. 2-7 has a complexity similar to that of Figure 6. 2-6; however, the
reliability will be better due to the lack of a transformer. The output voltage will be about
28 vrms due to the greater saturation voltage drop of the darlington stages. This drop also
reduces the overall efficiency to perhaps 80 percent.
The greatest advantage of this circuit is size and weight. At the required power level (6 watts
per phase), this circuit would not weigh more than 3/4 pound for both phases (depending upon
packaging).
6.2.3.5 Summary
In the table below, a summary of the trade-off consideration given each configuration is pre-
sented. The data pertains to a completely packaged two phase supply, but does not include
input filtering.
The reliability was calculated on a part count basis using TOPS failure rates and a design
life of twelve years. Alternative No. 1 appears as the best overall approach. A variation
of this approach was used in the gyro and momentum wheel designs described earlier in
paragraph 6. 2. 1.
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Circuit .Size Weight Efficiency Regulation Reliability
(in. 3) (lb) (%) (%)
Alternative 1 20 1. 25 88 3 0. 9243
Alternative 2 20 1. 25 89 5 0. 8505
Alternative 3 10 0. 75 80 5 0. 8541
6.3 DC POWER CONDITIONER ASSEMBLIES
To span a range of design characteristics for DC power conditioning assemblies, some
representative converters were designed for the following TOPS load applications:
1. Science Data Subsystem
2. Tracking Receiver
3. DC Magnetometer
These are described separately in the following paragraphs.
6.3.1 SCIENCE DATA SUBSYSTEM CONVERTER
The Science Data Subsystem Converter provides three rectified outputs as specified in
Table 6. 3-1. The outputs are required to stay within the regulation limits over variations
in line (30 vdc ± 1%) and temperature (0 C to 40 C); the converter is required to withstand
and recover from temperature extremes of -20 C and +80 C. The converter has the capa-
bility of operating in either a free-running mode or in a clock driven mode. A block diagram
is shown on Figure 6. 3-1; an electrical schematic is shown on Figure 6. 3-2.
Table 6.3-1. Output Requirements
Output Voltage Regulation Load Current Load Power
(Volts) (Percent) (ma) (watts)
+ 5.0 ±10 3.15 15.75
+15.0 ± 5 0.1 1.5
-15.0 ± 5 0.1 1.5
When the vehicle clock pulse is not present, the circuit operates as a simple Jansen Oscil-
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Figure 6.3-1. Science Data Subsystem Converter Block Diagram
When the vehicle clock pulse is present, the saturable transformer base drive signal is
terminated prematurely in each half cycle and the switching transistors are switched at
8.2 KHz. This is accomplished with a clock frequency of 16.4 KHz where each clock pulse
causes an internal flip-flop at the converter to change state. The flip-flop outputs, Q and
.Q are ac coupled to transistors Q1 and Q2 where Q5 is on when outputs Q and Q are "1" and
"0" respectively. Prior to the switching transformer saturating and reversing polarity, a
clock pulse causes the flip-flop to change state resulting in momentary saturation of Q1
and Q3, turning off Q5, and implementing the premature polarity reversal of the saturable
transformer. When the transformer polarity is reversed, Q6 is turned on and the saturable
transformer attempts to saturate once again. Before the transformer reaches saturation,
the clock pulse changes the state of the flip-flop once again, saturating Q2 and Q4 and turning
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This sync- circuit acts only to turn off the on transistor (Q5 or Q6) and initiates the reversed
polarity of the saturable transformer. The transformer polarity then acts to turn on the other
transistor. This delay, between one transistor being turned off before the other is turned on,
eliminates the possibility of current shoot-through which occurs when both transistors are on
simultaneously.
The sync-circuit operates from negative going clock pulses. The pulse requirement, as
presently defined, is shown on Figure 6. 3-3. The fall time indicated for the negative going
pulse is that which would be required to cause the flip-flop to change state.
6.3.1.1 Input Filters
A filter was designed and developed in order to control conducted emission, conducted suscepti-
bility, transient susceptibility, and rate of marrent changes (di/dt) on input power lines. The
configuration features a unique application of a 0. 5 millihenry transformer with its primary
in series with the unregulated power line. The transformer acts as an inductor and as an
impedance transformer that couples a variable impedance to the primary to provide ac noise
attenuation, but dissipates no dc power. The filter also includes one eighteen microfarad
capacitor across the power lines. This inductor and capacitor act as a low pass filter for
dc and the capacitor acts like a noise sink for ac currents generated within the converter.
tf < 0. 5 SEC
-3. 5V MAX.\ -3. . / \ tr UNSPECIFIED
\ > 100 nSEC
tf ietr 6o td a tfz
Figure 6. 3-3. Clock Pulse Requirement at 16. 4 Kilohertz
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6.3.1.2 Inverter
The inverter is a basic Jensen oscillator with a transisitor starting circuit. T1 is a switch-
ing transformer with a square permalloy 80 core. The design of T1 and the value of the
resistor R9 determine the oscillating frequency. R9 also acts to limit the current when T1
saturates. R5 and R6 limit the current to the bases of Q5 and Q6 respectively.
The transistor Q7 and the resistor R15 comprise the starting circuit which provides an initial
current pulse to the base of Q5 insuring that the converter will begin to oscillate. After oscil-
lation has begun, Q7 is back biased by a rectified output of the switching transformer, T1,
and thus is turned off.
T2 is the power transformer which transforms the input voltage to the desired output levels
and also provides isolation between the input and output and between outputs. A supermalloy
cut core with an inherent air gap is used for T2 because this type core does not saturate and
therefore does not produce large current spikes when the switching transistors are not closely
matched.
6. 3.1.3 Rectifying and Filtering Output
The outputs of the inverter are rectified and then passed through a passive LC filter. The
filtering smooths the commutation losses during the switching intervals and restricts the
ripple within the limits of the particular load requirement.
6.3.1.4 Power Supply External Sync
The power supply must be capable of accepting a sync signal from the vehicle clock to prevent
beat frequencies between converters which could affect magnetometer performance.
6. 3. 2 Tracking Receiver Converter
The Tracking Receiver Converter provides four rectified outputs as specified in Table 6. 3-2.
The outputs are required to stay within the regulation limits over variations in line (30 vdc
* 1%) and temperature (0°C to 40°C); the converter is required to withstand and recover from
temperature extremes of -20 C and +80 C. The converter has the capability of operating in
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either a free-running mode or in a clock driven mode. A block diagram is shown on Figure
6.3-4; an electrical schematic is shown on Figure 6.3-5. Aside from the difference in output
voltages, the design and operation of the converter is identical to that described for the Science
Data Subsystem (para. 6. 3.1).
Table 6.3-2. Output Requirements
Output Voltage Regulation Load Current Load Powex
(Volts) (Percent) (ma) (watts)
+6 A2 -333 2.0
-6 4 2 333 2.0
+15 :2 133 2.0
-15 ±2 133 2.0











































































































































































































































































































































































































































6.3.3 DC MAGNETOMETER CONVERTER
The DC Magnetometer Converter provides six regulated outputs as specified in Table 6. 3-3.
The outputs are required to stay within the regulation limits over variations in line (30 vdc
+ 1%) and temperature (0 C to 40 C), and the converter is required to withstand and recover
from temperature extremes of -20 C and +80°C. The converter has the capability of operat-
ing in either a free-running mode or in a clock driven mode. A block diagram is shown on
Figure 6.3-6; an electrical schematic is shown on Figure 6.3-7. Two types of dissipative
regulators are provided: one with discrete piece parts for the 24 volt supply and one with
operational amplifiers for the 5-volt supplies. In other respects, the converter is identical
to that described for the Science Data Subsystem (para. 6. 3. 1).
Table 6.3-3. Output Requirements of the DC Magnetometer Converter
Output Voltage Regulation Load Current Load Power
(Volts) (percent) (ma) (watts)
+24.0 ± 0.5 50 1.200
+ 5.0 45.0 125 0.625
+ 5.0 i 0. 1 5 0.025
- 5.0 - 0.1 5 0.025
+12.0 : 5. 0 50 0. 600
-12.0 : 5.0 50 0. 600
6.3.4 PACKAGING CONSIDERATIONS
One of the efforts covering dc to dc converter design was to examine the possibility of stan-
dardizing certain circuit elements as a step toward improved packaging and cost. The results
of this effort are described below.
The piece part density of space power conditioning equipment has not kept pace with improve-
ments in other subsystems. The non-uniform sizes and shapes of the mechanical devices and
the electronic piece parts have not lent themselves to efficient packaging.
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+24V ± 0. 5%
SYN SYNC OSCILLATOR TAND -5V 0.1%NL CIRCUIT ~(CILLATOR TRANS- AD REGULAT.
FORMER OUTPUT




Figure 6.3-6. DC Magnetometer Converter Block Diagram
Design improvements are being developed by applying thin and thick film microcircuit
techniques to power equipment. This has occurred only in the past few years, even though
these techniques have been applied in other areas for 10 years. This delay is due to the
small degree of standardization and the high thermal density that occurs when high power
piece parts are put into small volumes.
A task of the TOPS power conditioning equipment study was to develop a hybrid thick film
microcircuit of the electronic parts of a dc to dc converter. This one basic, multipurpose
circuit can be used to satisfy 35 separate requirements on the TOPS project with conditioned
power levels from 1 to 25 watts. Three models have been identified for this range of power
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The inherent physical properties of the flat pack materials and construction enhances heat
transfer, and balances the increased thermal density with higher conductivity and shorter
thermal paths. Figure 6. 3-8 is a scale layout of the parts within the flat pack with piece
part designation, and Figure 6. 3-9 is a photographic reproduction of the actual circuit.
The aluminum oxide substrate, which is the means by which the circuit conductor and elec-
tronic piece parts are held within the flat pack, has a very high thermal conductivity and is
an excellent electrical insulator. This property provides a more direct and efficient path
of heat flow from the internally mounted switching power chips and the other internally
mounted dissipative elements to the bottom of the metal flat pack. The flat pack in turn is
then mounted or bonded to a metal heat sink with either a highly heat conductive paste, or
a low temperature solder. This small number of highly efficient thermal interfaces provides
excellent heat transfer. This can be compared to a semi-conductor chip that is mounted in an
ordinary transistor case and insulated from the metal heat sink for electrical integrity. It
uses a mechanical screw or nut for mounting, producing a higher thermal resistance to the
ultimate heat sink. The flat pack itself is rated at 25 watts per square inch of mounting
surface. This assumes that it is bonded to a heat sink which will adequately remove this much
power.
Under normal discrete part construction of a dc to dc converter, the electrical (non-magnetic)
piece parts are mounted on a printed circuit board or in a cordwood module. Either of these
concepts would need additional means of heat transfer to maintain the piece parts at allowable
temperatures. Further, the spacing of the discrete piece part under construction creates
longer interconnections, higher power dissipation in the additional wire and increased oppor-
tunity for noise coupling into adjacent circuitry.
A comparison of flat pack and discrete piece part packaging indicates a weight reduction of
80 percent, a volume reduction of 80 percent, and a reduction in the number of interconnections
from 44 to 13 (see Table 6.3-4).
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Figure 6.3-8. Thick Film Microcircuit Physical Layout
6-50
X I I 1 | ; - I 
Figure 6.3-9. Thick Film Microcircuit
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Table 6.3-4. Weight Comparison of Discrete Parts versus Flatpack



















































This program was concerned with analysis of system requirements, configuration studies
to determine the optimum arrangement of equipment, and the development of circuits and
devices to meet the extended life requirement of an outer planet mission. The principal
conclusions of the program are that no severe technological problems associated with ex-
tended life capability have been encountered, and circuit redundancy techniques are practical
and have been applied successfully to solid-state and relay switching devices and to the
shunt regulator.
Alternative shunt regulator concepts were examined in consideration of the dissipation that
can be accepted by the PCE bay, and based on this thermal burden limitation, a sequence
shunt appears to offer the most suitable characteristics.
Long term flight batteries for a TOPS Spacecraft appear neither necessary nor desirable.
The prinicpal benefit of batteries would be to reduce turn-on voltage transients. It is con-
sidered that other less complex techniques can be used to relieve such transients. Addi-
tionally, the weight penalty of battery averaging is at least four times as great as increas-
ing the RTG size to provide direct power, thus the use of batteries for power averaging
does not appear to be justified.
Launch batteries to augment limited on-pad RTG capability were evaluated. As a result of
the complexity introduced, their use is not recommended. Provisions for on-pad power
capability have been implemented into the RTG design.
The most radiation sensitive transistor in. the circuits under consideration is the high
voltage series regulator pass transistor in the traveling wave tube converter. This selec-
tion was made on the premise that the results of increased leakage current could not be
compensated for easily by device selection or device change. The results of radiation testing,
however, demonstrated that the open emitter leakage current did not increase significantly
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and that the gain degradation actually caused a decrease in the open base leakage current.
The conclusion is that radiation sensitivity of all electrical piece parts must be considered
carefully, but that adequate designs could survive the expected radiation.
Emphasis has been placed on ac power distribution as a result of a JPL project decision.
A power busing concept was developed which provides a Main Bus and a Protected Bus.
The Fault Detection and Correction (FD&C) equipment use the Protected Bus as their prime
source of power and the Main Bus as a back-up source. All other spacecraft equipment
operate from the Main Bus exclusively. Development of a: Protected Bus insensitive to
faults onlhe Main Bus was accomplished by the use of a current throttle concept which isolates
one RTG from the common Main Bus during fault condition periods.
It is not possible to communicate with the spacecraft without the inverter which provides
ac power to the Radio Frequency Subsystem. Therefore, dedicated failure detection was
selected for the inverters to maximize reliability.
To back-up the Fault Detection and Correction equipment to protect against a long duration
main bus undervoltage condition, a Low Voltage Cut Off circuit was included in the Power
Conditioning Equipment. This simple non-redundant device removes spacecraft loads if the
Main Bus voltage goes out of specification for a period far exceeding the time required for
correction by the normal FD&C method.
Breadboard circuits were developed and tested over the required temperature range for each
function of the Power Conditioning Equipment. These operational circuits provided the basis
then for a thorough reliability study. Through the use of active and standby redundancy tech-
niques, the probability that the Power Subsystem will provide all its functions to the space-




The following recommendations are based on the results of this program. In general, the
recommendations address effort improve and further develop the baseline design of the
Power Subsystem described in this report.
With respect to the Power Subsystem configuration, the following activities are recommended:
1. The reliability study of the baseline quad redundant shunt regulator suggested that
higher reliability could be obtained with fewer piece-parts by rearrangement of
elements. This concept should be developed.
2. All power to the Main Bus passes through the RTG isolation diodes. A significant
quantity of power (16 watts EOM) is unavailable for use by the spacecraft loads
due to the loss in these diodes. An in-depth failure modes and effects analysis
should be performed on the RTG to determine the probability that single internal
failures would load down the remaining RTGs of the Power Subsystem. A low
degree of probability could result in elimination of the isolation diodes.
3. The concepts of load fault detection and correction is highly dependent on the CCS
interface to the power distribution switches. The Remote Decoder Array inter-
face should be developed to the same depth as the other segments of the Power
Conditioning Equipment.
4. The Power Subsystem is highly redundant by necessity. A study should be conducted
to determine how this redundancy will be verified during all levels of Power Sub-
system testing. The results of such a study would probably require design modi-
fications to the present circuitry to provide test capability.
5. Studies show that a higher system reliability can be obtained by reconfiguring the
interface between the command generators of the Inverter Failure Detector and
the Inverter Switches. (Reference Section 3. 6. 3. ) This change is recommended.
For the circuitry described in Section 5 of this report, the following design changes should
be made prior to a flight application;
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1. Current Throttle
Due to the reduction in current through the by-pass circuit, the Darlington
transistor arrangement of Q4-Q5 can most likely be eliminated. A single
transistor will suffice. The operational amplifier should be changed from an
LM208 to an LM1O1A to survive a possible Main Bus high voltage transient
condition.
2. Current Throttle Steering Switch
The energy storage capacitor C3 should be increased by 20 percent to increase the
margin of the switch power duration. Higher voltage transistors should be used
to withstand the RTG open circuit voltage.
3. Shunt Regulator
A single failure in the control circuit of either lower segment of the quad shunt
regulator can cause a continuous power drain of as much as 50 watts from the
Main Bus. This failure mode should be eliminated.
4. Main Inverter
The Main and Protected Buses should be ordered together at the input of the current
limit circuitry to protect the transistors in the multivibrator during an under-
voltage condition.
5. Inverter Switch
The 2N2222A transistors should be replaced with a type with a V of 60 vdcCEO
or higher to protect against transient conditions which could cause overvoltage
breakdown.
6. Inverter Failure Detector and Switch Command Generator
The discharge time of the inverter failure detector capacitor C7 must be shortened
such that the failure signal stops approximately one millisecond or less after the
input signals to the failure detector return to normal and indicates that the inverter
is operating properly.
Also, the 2N2222A transistors should be replaced to protect against transient
conditions which could cause overvoltage breakdown.
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7. Power Distribution Switch
The 2N2222A transistors should be replaced with a type with a VCEO of 60 vdc
or higher to protect against transient conditions which could cause overvoltage
breakdown.
8. Low Voltage Cut Off
The 2N2222A transistors should be replaced with a type with a VCEO of 60 vdc





The following are identified as new technology items which were developed under this contract.
* DC to AC Inverter Ratio Failure Detector
* T. J. Ebersole and R. E. Andrews
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Final Report 72SD4223, Sections 4.4. 2. 2 and 5. 8, June 15, 1972.
II · Redundant Power Distribution Switch
* T. J. Ebersole and J. Klisch
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Final Report 1J86-TOPS-940, Sections 4. 3 and 5. 9, May 19, 1972.
III · Sequenced Shunt Regulator
* A. Kirpich and J. H. Hayden
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Final Report 1J86-TOPS-940, Sections 4. 2. 2 and 5. 3, May 19, 1972.
IV 0 Protected Bus Concept
* A. Kirpich and R. E. Andrews
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Technical Report for First and Second Quarters, 1970. 1J86-TOPS-650,
Section 3. 3. 3. 3, August 1, 1970.
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Final Report 1J86-TOPS-940, Sections 4. 3, 4. 3. 3, 4. 4. 1, 4. 5. 2, 5. 1 and 5. 2.
V * High Voltage Regulator Using Low Voltage Transistors
* J. H. Hayden and R. Andryczyk
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Quarterly Technical Report for Fourth Quarter, 1969. 1J86-TOPS-513
Section - Appendix I February 15, 1970.
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* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Quarterly Technical Report for Third Quarter, 1970. 1J86-TOPS-650
Section - Appendix F October 15, 1970.
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Final Report 72SD4223 Section 6. 1, June 15, 1972.
VI · Redundant Regulator Control with Low Standby Losses
* R. Andryczyk and S. Peck
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft, Final
Report 1J86-TOPS-940 Section 4. 2. 2 and 5. 2, May 19, 1972.
VII * Forced Start Converter Circuit
* R. Andryczyk and S. Capodici
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Quarterly Technical Report for Third Quarter, 1970. 1J86-TOPS-650
Section - Appendix F October 15, 1970.
VIII * Hybrid Thick Film Microcircuit for Converter Electronics
* S. Capodici and S. Peck
* Power Conditioning Equipment for a Thermoelectric Outer Planet Spacecraft,
Quarterly Technical Report for Fourth Quarter, 1969. 1J86-TOPS-513




1J86-TOPS-479 Power Conditioning Equipment for a Thermoelectric Outer Planet Space-
craft Power Subsystem, Quarterly Technical Report, 15 October 1969.
1J86-TOPS-480 Power Conditioning Equipment for a Thermoelectric Outer Planet Space-
craft Power Subsystem, Quarterly Technical Report, 15 December 1969.
1J86-TOPS-513 Power Conditioning Equipment for a Thermoelectric Outer Planet Space-
craft Power Subsystem, Quarterly Technical Report, 15 February 1970.
1J86-TOPS-555 Power Conditioning Equipment for a Thermoelectric Outer Planet Space-
craft Power Subsystem, Technical Report for First and Second Quarters, 1970;
1 August 1970.
1J86-TOPS-650 Power Conditioning Equipment for a Thermoelectric Outer Planet Space-




Enclosed herein are the data and programs used in determining the Power Subsystem reli-
ability.
Table A-1 contains the High and Low piece part failure rates used in the circuit analysis.
Table A-2 is a summary of the number of piece parts used for each circuit type and their
contribution to failures open and failures short. The high failure rates of Table A-1 are
used.
Table A-3 is the same as Table A-2 but uses the low failure rates.
Table A-4 is the computer program developed to determine Shunt Regulator Reliability.
Tables A-5, A-6, A-7, and A-8 are printouts of the Shunt Regulator program which were
used in the construction of Figure 4. 5-17 in the text.
Table A-9 explains the Markov Chain analysis used for those subsystem functions that in-
volve switching out failed units and switching in standby units.
Table A-10 contains the detailed reliability equations for the Current Throttle/Steering
Switch.
Table A-11 presents the reliability equations for the Inverter.
Tables A-12 and A-13 are printouts of the computer programs for calculating inverter
reliability.
Table A-14 is the computer program developed to determine overall Power Subsystem
reliability.
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Table A-1. Piece-Part Failure Rates
High Low
Failure Rate Failure Rate
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Table A-4. Shunt Regulator Reliability Program
, * * * *
FILE SREL-71 LISTING 12/16/71 11.163 PAGE 01
00010 DIMENSION NRES(4),NFRES(10,4),RBANK(4)




00060 PRINT: LAMBDAS-FAILURES/MILLION HOURS'
00070 PRINTs' ELECTRONICS DATA-LAMBDA,2 OPEN-DRIVE,STRINGS-1,2,3,4'
000R0 PRINTtS " I READ:YD,YOD,YI,YOI,Y2,YO2,Y3,YO3,Y4,Y04
00090 PRINT:s POWER RESISTOR LAMBDA.0OPEN" ; READ:YRES,YORES
00100 PRINT:" BANK DATA-I PARALLEL STRINGS/BANK-1,2,3,4
00110 READ:(NRES(I),I:1,4)
00120 PRINT:s CAPACITOR BANK-LAMBDA,f CAPS,I ALLOWED TO FAIL'
00130 READ:YCAP,NCAP,NFCAP
00140 PRINT:" TIMES(YEARS)-START,STOP,# PRINTOUTS" ; READ:TI,T2,NIT
00150 DELT:(T2-TI)/(NIT-I) ; TX:TI-DELT
00160 ***** RESISTOR BANKS *****
00170 PRINT:" TIME(YEARS)sALLOWED FAILURES-BANK"
00180 PRINT 1003
00190 DO 100 I=I,NIT
00200 TX-TX+DELT ; PRINT 1001,TX
00210 100 READ:(NFRES(I,J),J=I1,4)
00220 TX=TI-DELT
00230 PRINT:" TIME SHUNT REL"
00240 PRINT: RE RCAPS RBI RB2 RB3
00250 & RB4
00260 DO 101 I=I,NIT
00270 TX=TX+DELT
002R0 T=TX*365.25*24/1000000




Table A-4. Shunt Regulator Reliability Program (Cont'd)
FILE SREL-71 LISTING 12/16/71 11.163 PAGE 02
00310 QRES:I.-RRES-PRS*PRS
00320 DO 121 K:1,4
00330 SUM=RRES**NRES(K) t FACT=I.
00340 KN:NFRES(I,K)
00350 IF(KN.EQ.O)GO TO 121







00430 POI=YOI*(1.-RI) = PSI=(I-YOI)*(1.-RI)
00440 RQI=I-(2*POI*POI-POI**4+4*PSI*PS1-4*PSI**3+PSI**4)
00450 R2=DEXP(-T*Y2) t PO2=YO2*(1-R2) t PS2=(1-Y02)*(1-R2)
00460 RQ2=1-(2*PO2*PO2-PO2**4+4*PS2*PS2-4*PS2**3+PS2**4)
00470 R3=DEXP(-T*Y3) ; P03=YO3*(1-R3) ; PS3=(I-YO3)*(i-R3)
00490 RQ3=I-(2*PO3*P03-PO3**4+4*PS3*PS3-4*PS3**3+PS2**4)
00490 R4=DEXP(-T*Y4) ; PO4=YO4*(I-R4) ; PS4=(1-YO4)*(1-R4)
00500 RQ4=1-(2*PO4*PO4-PO4**4+4*PS4,PS4-4*PS4**3+PS4**4)






00570 & +(RD+POD)*(I-(I-PSI)*(I-PS2)*(I-PS3)*(I-PS4)) 
-PSS





Table A-4. Shunt Regulator Reliability Program (Cont'd)







00670 FACTCAP:I ; RCAP:DEXP(-T*YCAP)
00680 RCAPB:RCAP**NCAP
00690 IF(NFCAP.EQ.O)GO TO 201




00740 101 PRINT 1002,TX,RSHUNT,RELECT,RCAPB,(RPANK(M),=:1,4)
00750 STOP
00760 1001 FORMAT(IH&,F10.3, :
00770 1002 FORMAT(IH0,F5.2,F13.9,/,IH ,6F11.6)
00780 1003 FORMAT(INH , 1 2 3 4",/,IH )
00790 END
END OF FILE SREL-71
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Table A-5. Shunt Regulator Reliability Program Printout -
Using High Failure Rates




: 0.3$9, .5, 0.55775,.654, 0.5065,.709, 0.4865,.697, 0.4165,.697
POWER RESISTOR LAMBDA.%OPEN: .09, .9e
BANK DATA-# PARALLEL STRINGS/BANK-1,2,3,4: 11, 9, 9, 9
CAPACITOR BANK-LAMBDA,# CAPS,# ALLOWED TO FAIL: 0.01B, 4, 1
TIMES(YEARS)-START,STOP,# PRINTOUTS: 1.14, 11.41, 10
TIME(YEARS)tALLOWED FAILURES-BANK
I 2 3 4
1.140 : = I 0 0 1
2.231 : = I I 0 1
3.422 t = I I I I
4.563 : = I I I
5.704 : : I I I 1
6.,46 : = 2 1 1 1
7.987 : : 2 1 1 2
9.12 : = 2 2 1 2
10.269 : = 2 2 2 2
11.410 : : 2 2 2 2
TIME SHUNT REL
RE RCAPS RBI RB2 RB3 RB4
1.14 0.969743013
0.998652 1.000000 0.999857 0.9R5536 0.935536 0.999906
2.23 0.964937627
0.994782 0.999999 0.999436 0.999629 0.971296 2.S9S59S
3.42 0.984949432
0.9R3643 0.99999R 0.99R744 0.999172 0.999172 0.999172
4.56 0.974029459
0.9R0471 .9999997 0.997792 0.993542 0.998542 0.99F542
5.70 0.960634112
0.9704R5 0.999995 0.9965R3 0.997742 0.997742 0.997742
6.35 0.949510075
0.95390 0.999993 0.99985S 0.996779 0.996779 0.996779
7.99 0.937342174
0.945374 0.999990 0.999775 0.995S55 0.995655 0.999882
9.13 0.925732151
0.931611 0.999933 0.999669 0.999326 0.994377 0.999326
10.27 0.913292455
0.916262 0.999984 0.999535 0.999756 0.999756 0.999756
11.41 0.902117901
0.R99976 0.999991 0.999370 0.999669 0.999669 0.999S69
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Table A-6. Shunt Regulator Reliability Program Printout -
Using High Failure Rates
Reliability at Time t After Allowing Failures
12/16/71 16.966
LAU BDAS-FAILURES/I LLION HOURS
ELECTRONICS DATA-LAMBDA,Z OPEN-DRIVE,STRINGS-1,2,3,4
: 0.3R9,.5, 0.55775,.654, 0.5065,.709, 0.4965,.697, 0.4865,.697
POWER RESISTOR LAnRDA.2OPEN: .09, .90
BANK DATA-/ PARALLEL STRINGS/BANK-1,2,3,4: 11, 9, 9, 9
CAPACITOR BANX-LAMBDA,J CAPS,# ALLOWED TO FAIL: 0.019, 4, 1
TIMES(YEARS)-START,STOP,f PRINTOUTS: 1.14, .11.41, 10
TIME(YEARS):ALLOWED FAILURES-BANK
1 2 3 4
1.140 I : I 0 0 0
2.281 : 1 0 0 1
3.422 I : I 0 1
4.563 : ! I I I I
5.704 : : I I 1
6.946 : : I I I 1
7.9F7 : :2 1 1 1
9.129q : 2 1 1 2
10.269 : : 2 2 1 2
11.41) : : 2 2 2 2
TIME SHUNT REL
RE RCAPS R91 RB2 Rq3 RB4
1.14 0.955056129
0.99Q652 I.P0000 , 0.999957 0.9 5535 5536 0. 995536
2.29 0.937561646
0.9947R2 0.999999 0.999436 0.971269 0.971269 0.999629
3.42 0.943553354
0.99O643 0.999991 0.9997A4 0.999172 P.957209 0.999172
4.56 0.974029459
0,9qP471 0.999997 0.997792 0.998542 0.999542 0.99R542
5.70 0.960634112
0.97P495 0.999995 0.9965S9 0.997742 0.997742 0.997742
6.95 0.945033617
0.959990 0.999993 0.995142 0.996'779 0.996779 0.996779
7.99 0.933379R36
0.945974 0.999990 1.999775 0.995S55 0.995655 0.995655
9.13 0.920696722
0.931611 0.999919 0.999669 0.994377 0.994377 0.999926
10.27 0.912061006
0.916262 0.999994 0.999535 0.999756 0.992949 0.999756
11.41 P.902117901
0.R99976 0.999991 0.999370 0.999669 0.999669 0.999669
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Table A-7. Shunt Regulator Reliability Program Printout -
Using Low Failure Rates
Reliability at Time t Before Allowing Failures
12/16/71 10.974
LA4 B DAS-FAILURES/MILLION HOURS
ELECTRONICS 5ATA-LAMBDA,% OPEN-DRIVE,STRINGS-1,2,3,4
= 0.126, .5, 0.1135, .756, 0.111, .806, 0.106, .797, 0.106, .797
POWER RESISTOR LAMBDA.%OPEN: 0.03, .90
BANK DATA-i PARALLEL STRINGS/RANK-1,2,3,4: 11, 9, 9, 9
CAPACITOR BANK-LAMBDA,I CAPS,# ALLOWED TO FAIL: 0.009, 4, 1
TIMES(YEARS)-START,STOP,# PRINTOUTS: 1.14, 11.41, 10
TIME(YEARS):ALLOWED FAILURES-BANK
1 2 3 4
1.140 : : I 0 0 1
2.21q : =: I 0 I
3.422 : : I I I 1
4.563 t : I I I 1
5.704 : : I I I 1
6.846 : : 2 1 I 1
7.997 : : 2 1 1 2
9.1298 : 2 2 1 2
10.269 : : 2 2 2 2




































































Table A-8. Shunt Regulator Reliability Program Printout -
Using Low Failure Rates
Reliability at Time t After Allowing Failures
12/16/71 11 ,¢.0
LAMPTDAS-FAIL'JURES/MII.LION HOURS
ELECTRONICS DATA-LA9MDA,% OPEN-DRIVE,STRIN$S-1 ,2,3,4
- 2.126, .5, 0.1135, .756, 0.111, .706, C.126, .797, .10s;, .797
POWER RESISTOR LAMRDA.ZOPEN= 0.03, .90
BANK DATA-# PARALLEL STRINGS/RANK-I,2,3,4: 11, S, 9, 9
CAPACITOR PANK-LA3ABDA,# CAPS,# ALLOWED TO FAIL"= 0.e0, 4, 1
TIMES(YEARS)-START,STOP,# PRINTOUTS= 1.14, 11.41, 10
TIME(YEARS):ALLOWED FAILURES-BANK
1 2 3 4
I .140
2.2q1 : = I 0 1
3.422 : I I P
4.563 : I 1 I
5.704 : I I 1
6.~46 : = I l I
7.9c7 : 2 1 1
9.12 : 2 1 1
10.269 : 2 2











































































Table A-9. Markov Chain Analysis
A system can be characterized by a probability state vector [S]. For example a component
could be good (S1), failed open (S2), or failed short (S3). The values S1 - S 3 correspond
to the probability of the component being in that state, hence S1 + S2 + 3 = 1.
A transition matrix CT] can be assumed, corresponding to a time interval At. The transition
matrix value is also 1 and corresponds to the time interval probabilities of changing states.
For an example the T matrix would be:
1 T1 2 1 3
2 1 T2 2 T2 3








= Probability of remaining good
= Probability of good component failing open
= Probability of good component failing short
= Probability of open component becoming good
= Probability of open component remaining open
= Probability of open component becoming short
andsoon forT3 1 - T 33
Typically the T matrix for a component with exclusive short/open failures would be:





The component reliability could then be computed by:
S] i + 1 = [ S i x [T3At i = 0, 1, 2, 3, . ., (NT-1)
where: NT = Total Mission Time/At
The reliability in the example would be Sli, the probability the component is good at any
time, T i, in the mission.
For the simple component example above [T]Ati is the same for all Ati , but in a complex




Table A-10. Current Throttle/Steering Switch
Reliability Equations
The following defines the state vectors for the two Current Throttles and the Steering Switch.
At any time t, the probability of RTG power passing through a Current Throttle to the Main
Bus is S1 + S2 + S + S 4 . The probability of a good Current Throttle to regulate the Pro-
tected Bus during a Main Bus overload is S1 + S 3.
S1 = Operating on good CT 1
S = Operating on shorted CT 1
S3 = Operating on good CT 2
S4 = Operating on shorted CT 2
S = CT path open5
These states are calculated at time t by the matrix product expressed below.
[S]t = S]i tAt x [T]At
where [S] t = state matrix at time t
[S t-At state matrix at previous time t-At
[Ti = transition matrixAt
The time interval At equal to 100 hours was used in the computer calculations.
The transition matrix elements are defined as follows:
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Table A-10. Current Throttle/Steering Switch
Reliability Equations (Cont)
Tll (Probability remaining on good CT1)
T = RCTn
t
* PNOWOAt ' RSWOAt
where: RCTt = reliability of current throttle for At (e t )
PNOWOA= probability of no wrong output from failure detector during At
RSWOAt = probability of switch not failing open during At
T12 (prob of going to shorted CT 1 operation)
T12 = PSCTt PNOt RSWO
where:
PSCTAt = Probability CT 1 shorts during At
PNO = Probability failure detector has failed (no output) by time t
T 1 3 (prob. of going to CT 2 operation)
T13 = [PWOAt + (PFOt + QCTt) · RFD] RSWOVER t · RDCTt
where:
PWOt = Probability of wrong failure detector output during At
PFOat = Probability of switch failure open during At
QCTAt = Probability of CT 1 failure during At
RFDt = Reliability of failure detector at time t
RSWOVER = Probability relay will transfer at time tt
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Table A-10. Current Throttle/Steering Switch
Reliability Equations (Cont)
-Act
RDCT t = Reliability of dormant CT 2 at time t = e a- tt 10
T1 4 (Probability of going to shorted CT 2 operation from good CT 1)
14 = (PWOAt + (PFOat + QCTat) · RFDt) · PSWOVERt * QSDCT
t
where:
QSDCTt = Probability dormant CT 2 has failed short = (i-% open) (1-RDCT)
T1 5 (Probability of failure while operating on CT 1)
T15 = 11 T 12 T13 14
T21
T22 (Prob. remaining on shorted CT 1)
T22 = RSWOAt




T31 = 0, T32 =
T3 3 (Prob. remaining on good CT 2)
T33 = RCTAt · SWOAt
T34 = QSCT~t RSWOAt
T35 = 1-T33 T34
T41 T42 T43 =
T44 = RWOAt
T T T T51 52 53 = T 54 = iT




Table A-11. Inverter Function Calculations
The inverters, switches, command generators, and failure detection circuitry were defined
by 4 modes - operating on inverter 1, operating on 2, operating on 3, not operating (failed).
Thus the function was described by the state vector: [S1 S2 S3 S4].
The transition matrix was calculated using all the above expressions. The T matrix com-
ponents were:
T11 - Probability of remaining of inverter 1
T12 - Probability of switching from inverter 1 to inverter 2
T13 - Probability of switching from inverter 1 to inverter 3
T14 - Probability of function failure while operating on inverter 1
T21 0
T22 - Probability of staying on inverter 2
T23 - Probability of switching from 2 to 3
T24 - Probability of function failure while operating on inverter 2
T. 3 0 ~ used inverter are possible
T33 - Probability of remaining on inverter 3




T44 - 1 - Probability of remaining failed
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Table A-11. Inverter Function Calculations (Cont)
The elements were calculated by:




Reliability of operating inverter' for time At (e - n v At )
PNOWOt= Probability of no wrong output from majority vote failure detector
during At
RF12 = Probability no failure causing switchover occurs in inverter 1, 2
switches/command generator during At
PNOS3At = Probability the input switch to inverter 3 does not fail closed during At
12 = (QINVAt+PF12t -QINt V PF12 At) · RMVt · PSWOVERt * RDCGt





- Probability inverter 1 fails during At
- Probability a failure causing switchover occurs in inverter 1, 2 switches
and command generator during At
Probability that the majority vote failure detector works at time t
PSWOVERt - Probability successful turn-on of inverter 2 and turn-off of inverter 1
if commanded at time t
RDCGt - Probability of no erroneous output (s) from dormant command generator
which has just been turned on at time t
RDINV - Reliability of previously dormant inverter at time t (e- Xi t)10
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I
Table A-11. Inverter Function Calculations (Cont)
Turn on bad
Inverter 2






+ QINVt RMVt PSCGt · PSWOVERt * P2SWOVERt · RDINV t
where:
PWOAt - Probability of failed short failure detector during At
PSCG t - Probability previously dormant command generator provides
erroneous output when turned on at time t
P2SWOVER t - Probability second command generator and inverter 2, 3 switches
successfully turn inverter 2 off and inverter 3 on at time t
T = 1-T -T1 -T1314 11 12 13
T =021
T22 : RINVt PNOWO ft PNOS1t ' RF23At22 At AtAtt
T23 =(QINVnt + PF23t * RMVt + PWOAt). P2SWOVERt * RDINV
T24 = 1 - T22 -T23
T31 = T32 = 0
T 3 3 = RINVt · PNOSlAt PNOS2 At PNOF3 At
where:
PNOF3At = Probability of no failure open in inverter 3 switch function during AtAt
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A-11. Inverter Function Calculations (Cont)
A-21
T34 = 1-T33
41 42 43 =
44
The same program was used to analyze two inverter case by setting key variables to 1 or 0.
The reliability of the third inverter switches and second command generator were set to 1
and the failure detector failures added to the probability of going to inverter 2.
Table A-12. Inverter Reliability Program
FILE TOPS-REL LISTING 12/22/71 PAGE 01
cP0,I ***** TJE 23 DEC 1971
PK'1C P CO1MON S"I 1A, SMB,SIC ,UTMA,I!TMP, lTC ,RCG, .OCG, CSCS, SCS, SCG,
r,'C20 ',SST3T,A SK,A,AA,RIV,,IV,INV,RDINV,RMV,RDTP'WO,IPSWOVER,?2SWOVER,
n.3$2 .P23OVER,RFDELT, RCFDELT
'43 3nlDOJBLF. PRECISION qRRLAY,QP,QK,RD,QO3,CSD,S(4,4),CTM(4,4),OTM(4,4),
015M ?SA(a,),STA(4, 3),. ( ,) (4,3),UTr1C(4, 3),UTMC(4,3),PM(3$,$
¢0¢6( &P1 2,P1 3,P 23N,RRI IV,QINV,DIV,QDI NV,RV, PWO,PNO,DTPWO, RCG, QOCG,
1q070 &GSCGoSSTT(4,4),SSS 1(4),PKO,POMSwJ,PSS3YSW,RFD,2OFD, 3SFb,PSSBYZSW,





2013 & .,P'I 31,R'TPWO,PKS
?.141 ASCII A(S),AA(4),ASK(6)
2;15? PRIP!T:' TOPS 1AIN FIIS INVERTER FUF!CTIOn! RELI4?ILITY
GIis9 PRINiT:' ; PRINT:"JO YOU W!ANT RELAY STTUSLISDIAGNOSTIC PRINT
.717C . OUITS(TWO ANS'WERS)?" ; READ:ASK(1),ASK(2)
1qP IF(ASX(l).EQ.YYE S" )IDPR= I ; IF(ASK(2).E'."YES")IDPR=I
P.IS.' PRINT:'# INVERTRS(2 OR 3)" READ:'NINV IF(NINV.LT.2)STOP
?2,902 PRINJT:QIUAD CO:IMAND GE;JERATOR?(YES CR N3) i READ:ASK(3)
79210 A(I)-'SMA" : A(2):"SM1" A(3):"SMC"
?,22 A(4) 'UTMA A(5)-:": TM" A(6)- UTMC
nnf3 AA(I)='S-- S AA(2)="S2- AA(3)="S3-" Aa(4)= FAIL
r124? PRI'1T:) LAIBDAS I' FAILU'ES PE R 4LI.LION HOU()'JRS
T` 2.5 PRIIT: LAM9DAS-RELA Y,IJNVETER" ; 9EA DYR,YINV
r1.126E ~ PRI!1:, LA'IRDAS,P OPEN-RELAY DRIVER,FAILIIURE DETECTOR,
C"27;' t.CO'1AD GE;ERATOR PRINT:
,02 9C READ:Y D,YOD,YFD,YOLFD,YCG,YOCG
02914 YR:YR/I0G;,00 ;, YD:YD/Ic0 * G
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Table A-12. Inverter Reliability Program (Cont)
FILE TOPS-REL LISTING PAGE 02
00300 YINV=YINV/IE6 : YFD=YFD/I E6 : YCG=YCG/IE6
00310 PRINT:' -MISSION HOURS, i INTERVALS READ:IE!JD,!JIT








00400 P13=P12 : P23=P12
00410 DO 9 1=1,4 : DO 9 N=1,3 ; SMA(H,!!):O ; SMB(M,N):0
00420 S1C(,.4)=0 ; 9 SSSM(M)=O
00430 SMA(I,I)=I;SMR(I,I)=I;SMC(I,I):I;SSSM(I): I
00440 DO 10 I=I,NIT
00450 DO 22 IS=1,4
00460 S(IS,1)=S(IS,3) ; 22 S(IS,2)=S(IS,4)
00470 KK:KK+I ; K=3
00480 T:T+DT ; TY:T/(24*365.25)
00490 RRELAY=DEXP(-T*YR) : QR:I-RRELAY
00500 RD=3:DEXP(-T*YD) ; QOD:YOD*(I-RD) ; QSD=1-RD-i3OD
00510 QC=.05*9R
00520 QK:.9*QR
00530 ** OPEN RELAY **






* * * *
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Table A-12. Inverter Reliability Program (Cont)
FILE TOPS-REL LISTING PAGE 03
00600 ** CLOSED RELAY **
00610 S ( I , K)RRELAY*RD*RD
00620 S(3,K)=(I-QC)*QSD*(1-.5*(I-QC)*QSD)*(I-QK)+0.4*QK
00630 S(4,K):(QC+QO-QC*'OD+(I-QC)*ISD*(I-.5*(1-QC)*~SD))*(I- K).
Q0640 S(2,K)=I-S(I, K)-S(3, K)-S(4,K)
o0650 IF(I.EQ.I)GO TO 10
*2106i0 OTM(I,I):S(I,3)/S(I,I) ; CTM(I,I):S(I,4)/S(I,2)
00570 OTM(1,3):(S(3,3)-S(3,1))/(S( 1,1)+S(2,1))
006. OTM(1,4):(S(4,3)-S(4,1))/(S(1,1)+5(2,1))
30k9i OTMf(1,2)I-OTM(I,I)- OTM(I,3)-OTM( I,4)
a07?0 OTM(2,3)=OTM(1,3) ; OTM(2,4)=OTM(1,4)
0D710 OT1(2,2):1-OTM(2,3)-OTM(2,4)
*Z723. CtM (3,3)1 ; OTM(4,4)-1
ZV73n CTM(1,3)=(S(3,4)-S(3,2))/(S(1,2)+S(2,2))
0074C CT( 1,4):(S(4,4)-S(4,2))/(S(1,2)+S(2,2))
00750 CTM ( I ,2) I -CTM( I , I)- CTM( I ,3)-CTM( 1,4)
00760 CTM(2,3)=CTM(1,3) ; CTM(2,4)=CTM(1,4)
0t770 CTM(2,2)=I1-CTM(2,3)-CTM(2,4)
0e79O CTM(3,3)=I ; CTMI(4,4)=1
'?790 DO 20 KT=1,4 ; DO 20 K123=1,3




0Z840 DO 21 KT=1,4 : DO 21 KKT=1,4
*0 50 SMA(KT, I )=SMA(KT, 1 )+!IT;A(KKT, I)*CTM(KKT,KT)
00Q60 SMB(KT, I1)=S1(KT,I)+UTMF(KKT,I)*OTM(KKT,KT)









































































Table A-12. Inverter Reliability Program (Cont)








01270 DO 25 N=1,3
01230 IF(NINV.EQ.2)PM(3,N)=0
01290 DO 25 M=1,4
01300 UTMA(M,N)=PM(I , N)*SMA(M, N)
01310 UTMB(M,N)=PM(2,N)*SMD(M,N)
01320 25 UTMC(M,N)=PM(3,N)*SMC(M,t)
0'1330 DC 27 N=1,3
01340 27 IF(NINV.EQ.2) UTMC(1 ,N)=1
e1350 **** COMMAND GENERATOR
01360 RCG:DEXP(-T*YCG) ; QOCG:YOCG*(I-RCG) ; QSCG=I-RCG-QOCG
01370 SCG(1,1):DEXP(-T*YCG/10)
01359 IF(NINV.EQ.2)SCG(I,I):I










r1490 DO 33 ICG=1,3
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Table A-12. Inverter Reliability Program (Cont)
FILE TOPS-REL LISTING PAGE 06
01500 33 PSCG(ICG)=SCG(2,ICG)*PKCG
01510 IF( N)INV.EQ.2)PSCG( )=
01520 ***PF
01530 IF(ASK(3).EQ.'YFS")GO TO 41
01540 P2WORK=UTMB(1,1)**2*UJT!C(1,1)**2*(SCG(I,I)+SCG(,3))






01610 RFDELT=(I-PF2)/(1-PFI) : PFI:PF2
01620 Plt1CRK=(I-UTMA(4,1))**2*(1-IJTMB(3,1))**2*(RCG+QSCG)
01630 PSWOVER:PIWORK**4+4*PIWORK**3*(I-PIWORK)














0179q RFD=DEXP(-T*YFD) : QOFD=YOFD*(I-RFD) ; QSFD=I-RFD-QOFD
01790 PNO=3*QOFD**2-QOFD**3 PWO:3*QSFD**2-9SFD**3
C A-27
Table A-12. Inverter Reliability Program (Cont)
FILE TOPS-qEL LISTING PAGE g7
01900 RDTPWO=(I-PWC)/(l-PWO1) I P'WO1PWO
01310 IF(NINV.E;.2)X2INV:RDTPWO
01R20 R1V:1-PNO-PWO
01830 IF( NINV. ".2)P2SWOVER:=
01940 PSSBY2SW:4*(UT.MC(4,1)**2-UTMC(4,1)**3)UT, C(4.1)**4
01!50 RSRY2SW= ( I-PSSBY2SW)/(I-PSSWC) : PSSWC=PSS3S2SW
01;fiP *** FIRST LINE T MATRIX
01q70 SSTT(1,1 )=RINV*RDTPWO*RF!ELT*F RSY2SW








?1960 **** 2ND LINE T 'qATRIX





02020 PCF2 PCSPYS'4+PCTR NOJ-PC TR NOl*POSFySw
02030 RCFDFLT=(I-PCF2)/(I-PCFI) : PCFI=PCF2
.2049 P23WORK:(I-UTMB(4,2))**2*(1-UT'C(3,2))**2*(PSCG(I)+?SCG(3))
02050 P23 OVFR=P23WORK**4+4*P23'10 K**3*( 1-P23WORK)
25V0I GC TO 44
02070 43 PKO22*'JTMB(3,2)**2-UT'CP(3,2)**4
E2 PCq PSC2:4*( UT'qC ( 4,2)**2-UTIC ( 4,2)**3 )+UTqMC (4,2)**4
02090, PCF2=4*(PSCG(3)**2-PSCS(3)**3)+PSCG(3)**4+
* * t *
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Table A-12. Inverter Reliabilitv Program (Cont)
FILE TOPS-REL LISTING PAGE 08
92100 & 2*PKO2+PSC2-2*PK02*PSC2







02180 R2fSW:R2A2/R2AI ; R2AI:R2A2
02199 R3A2:I-(4*(UTMA(4,3)**2-UTMA(4,3)**a)+UTMA(4,3)**4)





02250 *** THIRD LINE T MATRIX
02260 R3CI1I-C2*UTIC(3,3)**2-UTMC(3,3)**4)
02270 R3SBY2S"WR3CI/R3C2 t R3C2:R3CI
02280 R3B1=-(4*(UTNB(4,3)**2-UT1P(4,3)**3)+UTMR(4,3)**4)




02330 DO 31 KSS=1,4 i NSSSM(KSS):SSSM(KSS)
02340 31 SSSM(KSS)=a
02350 DO 32 XSS=1,4 ; 0O 32 KKSS=1,4
02360 32 SSSM(KSS)=SSSM(KSS)+NSSSM(KKSS)*SSTT(KKSS,KSS)
02370 RINVFUNC=I-SSS4(4)
023R0 IF(KK.LT.NIT/10)GO TO 10 KK: 2
02390 PRINT 130,TY,RINVFUNC
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Table A-12. Inverter Reliability Program (Cont)
FILE TOPS-REL LISTING PAGE 09
02400 PRINT:"STATE MATRIX-1,2,3,FAILED
02410 PRINT 14,(SSSM(M),M=1,4)




02490 100 FORMAT(1H0,Fq.3, -YEARS,INV FU.ICT. RELIABILITY=",FII.9)
02470 104 FORMAT(IH ,4FI4.9)
024S0 END
END OF FILE TOPS-REL
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ITable A-13. Inverter Reliability Program - Subroutine
* * * *
FILE PRINITOUT LI3TI(-1 12/22/71 PAGI 01










00100 IF(ASK(2).NE."YES")GO TO 10
00110 PRINT:"
00120 PRINT:' SUBSYSTEM TRANSITION M1ATRIX
00130 PRINT 100,((SSTT(N,M),M:1,4),,1=NI,4)
08140 PRINT:'" PRINT:" FACTORS"
00150 PRINT 101,RINV,QINV,RDINV,RMV,RDTPVWO,PSWOVE?,P23WOVEH,P230VsR
00160 &,RFDELT,RCFDELT
00170 10 IF(ASK(I).NE.'YES")30 TO 11










00290 PRINT 1P0,((SIC(%I,N) ,:J 1,4) t:I1,3)
00290 PRINT:' " ; PRINT:" PRORAPILITy MITRICES"
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Table A-13. Inverter Reliability Program - Subroutine (Cont)
FILE PRINTOUT LISTIN!2 PAGE 02
00300 PRINT:" ilTMA






00370 100 FORMAT(IH ,4F13.9)
0030I 101 FORHAT(IN ,5F13.9)
00390 END
END OF FILE PRINTO'UT
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Table A-14. Power Subsystem Reliability Program
FILE TSS-REL LISTING PAGE 01
661e ***TJE 88 DEC 71
OO69S DIMENSION RSHUNTC(1O).RMINVC le),RPINV(16)
66630 DOUBLE PRECISION RRELAY. QRQCJRD, ODQSD QKS (44 ) OTMC4M4)D,
8"848 CTNM(44),UTTMA(4a)·SKA5(48).·RDIODPODIOD.RPD.RCTRDCTaPOCT,
06O58 &PSCTPSDCT,PM(Ce),SSTT S 5)*SSSNM S)RDTTrORDTFOR.RDTPVO NSSSM(5)
Of68 &.PFO1,PFOB.PWO.PVO0.PFO81,PFBOaP12
06070 ASCII ASK
88808 PRINTS" TOPS POWER SUBSYSTEM RELIABILITY"
66096 PRINTs" " 3 PRINTS" LONG FORM PRINTOUT?CYES OR NO)"
80616 READ8ASK
08118 PRINTs" LAMBDAS-RTGRELAY" J READtYRTG.YR
61820 PRINT*"LAMBDAS.P OPEN-C*ToST.SWV.RELAY DRVR&POV DIODES"
00136 PRINTs" " I READIYCTeYOCTYSTSVWYOSTSV*YDYODYDIOD.YODIOD
08140 YRuYR/1BBB000 J YD-YD/1000006
86156 PRINTs" RELIABILITIES"
08160 PRINTs" SHUNT" 3 READt(RSHUNT(M),Mll,1B)
66170 PRINTl" MAIN INV FUNC" J READ8CRMINV(M).M-Il16)
81860 PRITIt" PB INV FUNC" J READ.(RPINVCM)#M-l18)
88196 DTr-1 J3 T-8 ; NIT-1000
80888 RCTDEXPC -DT*YCT/1000000)
90810 POCTuYOCT*C1I-RCT) ; PSCT-1-RCT-POCT
08802 SMACLI*1)-1 ; SSSM(l)1l 3 SSTTC5,5)al
00230 P128IE-12




08888 DO 88 IS-1.4
08898 S(IS*1)-SCIS#3) J 22 SCIS*2)nS(IS,4)
030088 RRELAY-DEXP-T*YR) J QRu-IRRELAY
** +**
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Table A-14. Power Subsystem Reliability Program (Cont)
* * LISTING
FILE TSS-REL LISTING PAGE 02
















00470 IF(IX.EQ.1)GO TO 10
00480 OTMC(II)-SC1,3)/S(I 1) ; CTM( 11)-lSC(,4)/S(1,2)
60490 OTMC1I3)-(CS3,3)-S(3C1))/(C(s1)+S5(2*1))
60506 OTNMC14)-CSC4.3)-S(4, 1))/CSC1,1)+(2,1))
00510 OTM( 1,2)-1-OTM( )TM 1) - OTM13)-OTM(14)
00580 OTMC2*3)-OTMC1,3) ; OTMC2,4)-OTM(1,4)
00530 OTM(2,2)a1-OTM(2,3)-OTM(2,4)




00580 CTMC2,3)-CTM(CI3) ; CTMC2*4)-CTM(I,4)
00590 CTM(2.2)-i-CTM(2,3)-CTM(2,4)
00600 CTM(3,3)=1 ; CTM(4,4)-1
* * * *
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Table A-14. Power Subsystem Reliability Program (Cont)
* * * *
FILE TSS-REL LISTING PAGE 03
00610 DO 80 KTlw14 J DO 20 KlS2l12
006820 UTMACKTK1I2)SSMA(KTmKI2)
00630 20 SMACKTIK12)-0










00740 DO 24 N-la2 3 SUMwO
00750 DO 26 M-1,4 3 26 SUMNSUMtSMACMN)
00760 24 PMCN)Il/SUM
06770 DO 25 N1.#2 S DO 25 NM-14
00780 25 UTMACMPN)mPMCN)*SMACM;N)
08790 RSTSVnEXP(-T*YSTSV/1000000)
088800 PNO-YOSTSV*C1-RSTSV) ; PWOI1-RSTSW-PNO
00810 RDTPWOC(I-PVO)/(I-PV01) J PWOI=PVO
00820 RDCT-DEXPC-T*YCT/Bl/1000000)
00830 PSDCTuCI-YOCT)*CI-RDCT)
00840 PFO2UTMAC 3 1)







Table A-14. Power Subsystem Reliability Program (Cont)
* * * *













01805 DO 31 KSS-15 J NSSSM(KSS)-SSSM(KSS)
01060 31 SSSM(KSS)w9
01070 DO 38 KSSul;5 ; DO 32 KKSS-l15
01080 32 SSSM(KSS)=SSSM(KSS)+NSSSM(KKSS)*SSTT(KKSSKSS)
60189 IF(KJCeLTNIT/10)GO TO 106 KK-0
01109 I-IX/1I0
81110 ** C T FUNCTION
01120 PCTPOW1-SSSM(5)
01130 PCTGuSSSM(1)+SSSM(3)+SSSMC2)*RSTSW*PSWOVER*RDCT




01180 ** RTG FUNCT
01190 RRTG-EXP(-T*YRTG/1000000)
01200 PGRTG=RRTG**4
01210 *** POWER DELIVERY
01822 Pl00POW-PGRTG*RPD*PCTPOW*RSHUNT(I)*RMINVCI)
$ $ $ 
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Table A-14. Power Subsystem Reliability Program (Cont)
FILE TSS-REL LISTING 01/04/72 PAGE 05
01230 *** FAILURE HANDLING OK




01280 IFCASK.NE."YES")GO TO 10
01285 PRINT"" " J PRINT:" "
01290 PRINTt" PGRTG CT PATH CT GOOD POW DIODES"
01300 PRINT 101IPGRTG,PCTPOWiPCTPCTG,RPD
01310 PRINTS" CoT. STATE MATRIX"
01320 PRINT 101,(SSSM(M),MlJS5)
01330 PRINTs" C.T. TRANSITION MATRIX"
01340 PRINT 101,(CSSTTCNJM),M1,5)*,N-1,5)
01350 10 CONTINUE
01360 100 FORMATC1H0.F5S.2" YEARS"/.lIH ,"MAIN BUS 1002 POWER REL"".
01370 &F9.6,/,1H ,"FAILURE TOLERANT REL =",F9.6)
01380 101 FORMATC2H ,5F10.7)
01390 STOP
01400 END




Table B-1. Transformer Analysis Program
8j1 o TIANSFORME ANALYSIS T.J.*E. 2/2/7
69680 * STATOiENTS 9-39
gas30 *
00040 * FOhRMATS 99-197,111-114
09050 DIMENSION XM(4, 4),XK( 44) ·FLUX (44)· WF(4)A POW( b), AiT( b),·AV(4)
00060 &Z'( 4) NFSKI P(4), ChOC4)V, 6),A 6),iN(6).KIND 6)
09878 ASCII ASC 11), DATEC2)
00680 P1 3. 14159
00090 CALL DATE#TIM(UATE.HOUI) J PkINT 99,DAI7E·HOUI
0d100 PHLNTs" 'ikSFORMEhi ANALYSIS- lEI Cr(T, PiOWh EFFI C1 ENCY MAThLA"
00110 FRINTs" iU4 I.D." JI EAUDsAbCC i)
00129 PRINTs" "IJPhNTi" UO YOU WANT DETAILE.D PklNOU17?" J i EAL)Ab(;(I)
001301 PNINTI"PU7 IN UP TO 6 WINUING:SIN ODUENH FHOM COsLk OUi'AhDU"
00140 PFINIS" NUMLtIEH OF iINDINGWkHIC(;H WINDING IS FhIMMAY?" i hEAU:Nki.NI-
OHlIbH P0INT:'" WL1bsAMPbKlNL)(C2,(;T) OF ALL WILNUINGb" J PlNT:" "
00160 Ik;Dl( W(K)·A(K)·KINL(K)·Kz 1iNW)
l00170 PHINTs"IUI7 IN 4 FLUXt;ES FOh EAL;r L;UOtE IY*{.0U MUSI FE UbELU 1i
HI01d0 & htAL FLUX NOT UDE.bIED"
00190 PHINTi" (I)O7HA4NOL·C(2)4d ALLOY,(3)bUPEMiALL.OY(4) C CO IE"
00200 FklNIJI" FLUXES" J h;ADU:((CLUA(.I·K)Ka1,4),I=1,4)
00210 PHIlNT" F'ktUENClES NOl DEbirKnLD( 1i.23,&/{k 4)"J A{E N, D I (I I)Iz I
· 4)
002210 PhINT:" MINIMlI l;kGE UIMENbION" JI tEADs W0
H00230 PkI NI" 7 WINL ) W AkEA UbAbLE t O h EACCH 'IAI E. AL "J EAD: ( W(I L),= I L, 4
0024 PhlIN 1: " CO P(Eh- STACKIN G FACTOh, kESI STI V1 TIYCMICNO-Or1M IN 2/1N) .
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Table B-1. Transformer Analysis Program (Cont'd)
·0125) &kElGrIT(LbS/IN3),J F hINI" A SD MaX CLUhaIjFl R)Ei'l J[(-iFb/IN2)"
ldf26fD READ:SF.,SIGI4ACUMO,/ASIMAA Ji SI(iMA=bl MA*1.0E-6
0027 PFklINTs" S111C(1 UhAIA-.VSA.I, SEI,&I.LL ilil.(MILkO bECONUD-)"
10d28if6 hE ADt ,T IF J T= 'I * 1.oL- 6 bI [1r T*1. I -6
kJif9ko PlhINI:" WAIIS/IOJLUID '/ClOW(l ,OIO MAThA),MAX VOLIS/IUI%'"
1 03i0 0 EAU: F, , VFPM.,A
t)0310 * SLOPES ANlD INTEICEPIS FOh COHLE LObbES
D1320 0 M( 1, 1)= 1 321XlAM( Ii.)= 1. 23JXM( 1 3)= 1. I JAM( I 4)= 1. 03
0f0330 AK(I,,I)=-.73IXK(1,2)=.i3J1 AX(1,3)=.b5 ; XAK( 1,4)=.d75
i01340 XtM(2, I)=6' 2 61sXM(2,3)= I. sbilM(2,4) =145
00350i XK( 2, 1)=-I. 1 7JXK(L,'.2)=-. 4iJXK(' 3)= 6. i~IlXK( 2,4)=. b~
ai 136( /(M(3 1)= 2) IdJM (l( 3, )= I· 61Ail( , 3)= J · JA M( 3 4)= 1 7W
I(0k3716 * COkE L.4JS1 T1 EES( /1N3)
ifd f3b, AK(S 3 1)=-1. 76;AK(3s)=- 1. 1JXIAK( 3 3)=-. 66JAK(3, 4)=-. 35
0d3Y{ XM( 4, 1 )= .I3tiJAM( 4. 2.)= l. 77JXAM(4, 3)= 1.94;AM( 4, 4) = 2.I I
Idf40,0 X<(4. 1)=-.4idtX( 4, )=-. 22AJK( 4,3)=.LaI6 i XK( 4,4)=.55
W ld410 (;1k( 1)=8.2*o03613*. o9
01 42 i.O(2)=d.2*.*13613*.o9
0e430 CO( 3)d. 7*. 3613*.d9
00440 Cf'0(4)=.276*.83
00450 riZ(1)=1000 J HZ(2)=3b00 J HZ(3)=6i000 J 1Z(4)=lIf0ik
00460 POUT=30 I DO 14 J=1,N J* IF(J.EF.NP) GO TO 14
00470: POUT=POUT+A(J)*V(J) j 14 CONTINUE
e I d4didD NIk klNT= I I
0049160 i 15 121.4
0 0501 I F(I.. EC. 4) iZ C2) ='2B00if I F( I . E. 4) Z. (3) = 5i016
00510 IF(IoEI.E. I)PilNT II1
B0520 IF( I.E. 2) kINT I 12 IF(I. E. 3) PklNT 113 I F( I.E E. 4) PkNNT 114
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Table B-1. Transformer Analysis Program (Cont'd)
00530 PRINT 105. WFPI)
80540 CORROuCRO( )
0088550 DO 17 41,4
08560 B FLUX ( I M)
0880570 IF(b.EQ.)O TO 17
00580 DO 16 K 1 4
00590 IFC(K.EQ.NFSKIPI1))GB TO 16 ) IF(K.EQ.NF.KIP(2))GO TO 16
00600 IFCK.EQ.NFSKIPC3))60 TO 16 J IF(K.EQ.NFSKIPC4))GO TO 16
00610 XLOGCLXMC( I K)$( * 43429*ALOG( B)-3. 0)+XK( I ,K)
00620 WPLB EXP(2. 30258*XLOGCL)
00630 FREGQHZCK)
00640 PRINT 104, B FkEQ, PLB
00650 KIKWTTO 5 KIKPOW0 J IAVEuO J KIKPF=O
00660 TWTOuB. ) TPOkWO0. IJ Ta2. 00
00670 DwDO I DIlO. J DXue
00680 9. CONTINUE
00690 DsoSRT 1. e00 I * U)
00700 I F DX. EQ. 0) Du 5GRT( U* D*( 1. · + 49/ 1. 001 ) 
00710 R1s2.S*D J RO3.*0*D
00720 ACO HEx De 2.* D* 6. 425 J I Ft I . EQ. 4) ACORE D. 1. 5* D 6. 42 5
00730 CORVOL= 10.*PI**D*D I IF(I. Ek. 4)COkVOLu24.*D*D*D
00740 CO RWTCO VOL* COHkO I CO HPO W'CO R WT*, PL8 
00750 VPT (ACORE*[ :/I 00. *FFEW/19 00.)/25. J N(NP)=V(NF) / VPT
01d760 I FVPT. GT. VPTMAX)KIKPOW= 
00770 ACNP)9 Ji CAO0
00786 IF(N(NP).LT.2)GO TO 12
00790 UO 8 J l.Nk
00800 IF(J.E(.iNP)GO TO 8
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Table B-1. Transformer Analysis Program (Cont'd)
00810 XN V(J)*N (NP) / CNP) J N(J)SXN
008 2 IF((XN-IFI X N)). GT.0. 5)N(J)=N(J) I
08O30 A(NP)"A(NP)+N(J)*A(J)/N(NP)
08 40 IFF(N(J).LT.2)GO TO 12
008 50 8 CONTINUE
00860 Ak--PI*k1*RI*SF*WF( )/ 100.
00870 [F(I.EE. 4)A 1.5*D*4. 5*D*SFIkF(1)/100.
088W DOt 10 J lNrv
k00590 10 CA=CA+KLND(J)*N(J)*A(J)
00900 ASlI=CA/AW
00910 1919 FOFHMAT(IIH .18,F6.2,18.E13.5*2F8.3.E13.5)
00920 ASI=CA/AW J IF(ASI.GT.ASIMAX)GO TO 9 J CUPOk,0
00930 IF(DX.NE.0)GO TO 22
00940 DaSHT( D*aD.957) UX=D U J GO 0 9
00950 22 IF( DI.E.O)DI,=.999999*D J ALIsD
00960 XLI=D J XLLI=I5.UD i XLII12. *D J XLOI=2.*eD
00970 DO 11 J=l1Nlw
0 098f CADEL"KINDJC) *N (J) *A(J)/ASI
00990 ADELUCADEL/SF
01000 IF(I.EW.4)GO 10 27
01010 H2wSiKT(ki*hI-ALDEL/PI) I hO2=Sh1(T(O*hO+ADELF/PI)
01020 AL2 XLI+l - R2+RO2- O
01030 XLO2SXLOI+2.*(RO2-HO) J XLI2=KXLI+2.*(?1- 2)
01040 XMLT=(XLI I+XLI2+XLOI+XLO2)/2.+XAL1+XL2
01050 XLI-AL2 J XLI I=XLI2 J XLOitXL02 J R1=H2 iJ O= kO2
010e60 3G TO 28
010 70 27 XL2aXL I2.*ADEL/(4. 5*D) J XLL2aXLL1+2.*ADEL/( 4. *D)
01W O00 XMLT*XLI+XL2.XLLI+XLL2
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Table B-1. Transformer Analysis Program (Cont'd)
01090 XLI=XL2 I X)LLI=XLL2
161100 2/ CONTI,'UE
011110 CUPO UCUK)W+SI (4A*XMLT*(A(J)*JN(J))**2./(CADEL/KlIND(J))
W01120 11 CONTINUE
01130 SLOPE(XL/2-XLO2)//XL2
01 140 CUVOL= PI*((XL 1 2+ R2*SLOPE)(HO 2*RO2-R2*H2)-2* SLOPE/ 3.*( hO*3.-
011 !50 &RB2** 3. ) )- 10. * PI * D*b
01160 16 F IF(. El. 4) CUVOL= AL2*X.LL2*4. 5.* -6. 75**L)* U*D
0 1 170 CUT CT=CUVL* SF* CURO
01 150 SLP W 2. / 3. *2. V(NP) *A(NFP) ( TF*+ T) * FkE*+ VCESAT*A(NP)
0 1 190 TT= COHRWT+ CUT I T PO W CO RO W+ C UPO h WSL PO W
01200 IF(TIT. GT.90)GO TO 12
01210 I F(TWTO.EQ.0) TWTO=TWT J I F(TT. GT.1.001*TWTf)KIKWTuI
01220 IF( TPO0ki. E. 6) TPOWu TPOW J IF( T'O W. GT. IIdi*TPUOU(0)KIK(PO I
01230 I F(. GT. 100* DI)60 TO 12
01240 IF(F.IE.*0)GO TO 25
012!b0 IAVEI AVEI1 J I1FIAVE. bW. 6)1AVE=I
1260 APOWI IAVE)*TFOW J AkT(IAVE)=TiW
O 1270 I FiKIKFF. EI. W) G TO 23
f 12d W II'AVE+ I
0 1290 XAVE=0
0 1300 DO 24 MAVEI 1,4
01310 ll 1-1 J 1F( I.E*. 0) 1I=
01320 I2-11-1 J IF(l1l5E1.1 )12=5
(01330 AVE(MAVE)=(APOW(1 )-APOW(12))/(AWT(12)-AhtT(1 I))
01340 24 XAVE"XAVE+AVE(MAVE)
0 1350 1 F(XAVV/4. LT. PF) D* · 002001/ 1. 00406
0136 1 FCXAVE/4..LT. PF)DIcD
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Table B-1. Transformer Analysis Program (Cont'd)
01370 23 IF(IAVE,.E.4)KIKPFm1
01380 NPRINT= I
01390 IF(KIKPOW.EQ.)i Di sD
01400 IF(DI.EQ.D)GO TO 12
01410 GO TO 9
01420 25 CONTINUE
01430 IF(KIKPOW.E.o0)(W. TO 9
01440 IF(D*LT. 1.26*D1)D=1.26* 1
01450 12 IF(DI.EO.0)Q) TO 13 J XD=ALOG(D/Dl)/10.
01460 IF(ASC( ).EI."YES")PRINT 107 DVUDi AD
0 1470 IF(PF' .NE.0) PINT 106* *AVE/4.
01480 W.) 13 JF=INPRiINT
01490 IF(JF.GTol)W TO 26
01500 PhlINT 102 IFC(ASC( !1)E I"YES'*)PkhINT 103
01510 26 D.EAP(ALOG(L) )+(JF-1)*XD)
01520 lM=2.*U J kIO= 3.* )
(01530 ACO Eu*2. * D*6.425 J 1 1( I. E.4) AOIk;E=D* 1. 5* *6. 425
01540 CORWL=10.*PI*U*.D*U J IF(I.EW.4) COnOL=24.*D*DU*.
01550 CO HWT=COhVOL*CO HHO CO NPO b= CO ktWhI*t k. b
015610 UPT= ACOHE*tb/1D00.**FHEu/ 1w/10100.)/25. 3 N(P) r V(NP)/ PV
01570 A(CIP)=d( J (GA= 
01580 DO 1d J=1,JIW
01 590 IF(JE. IJNP)GO TO 18
01600 XN= V(J)*Ni(N)/V(NP) I N(J)xXN
06160 IF((AN-IFlA(A4)). (iT. . 5)N(J)-N(J)+ I
01620 A(iP)=A(NP)+4N(A(*J)/N(NP)
0 1630 I F(N (J).L1. I ) PITN T "N "N(J)," J;F="JF
01640 IF(N(J).LT 1)N(J)=I
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Table B-1. Transformer Analysis Program (Cont'd)
01650 18 CONTINUE
0 1660 AW PI* R1* I* SF* WF(' )/ 1 O.
1670 I F · 1 (E 4) AiWs 1. 5*D*4.5*D SF*FC ) / 100.
016d0 UO 20 JalNW
0 1690 20 CACA+KIND(J)*N(J)*A(J)
01700 ASIGCA/AW I CUPO LW 0
01710 XLIuD J XLLIaI*5*D J XLII2.**L) J XLOI=2.*U
01720 DO 21 J-IaNW
01730 CADELuKIND(J)*N(J)*A(J)/ASI
0 1740 ADEL CADELX/SF i IF(I.EU.4)GO TO 29
0 17510 kN2 SORT (kl*I-ADEL/PI) J H02o.INT( NO* nO+AUEL/PI )
0 1760 XL 2XLI+R1I- 2*+RO2-oO
01770 XLI2uXLI1 +2.*(RIl-2) J XLO2=XLO1+2.*(OH2-RO)
01780 AMLTu(XLIXLIIXL1+2+XLOI+XLO2)/2.+XLI+XL2
01790 XLI-XL2 i XLIl-XL12 J XLOI=XLO2 IJ kl-12 J HOzhO2
018160 GO 10 30
01810 29 XL2=ALI+2.*AUEL/(4. b*D) J ALL2=ALLI+*S*ALUEL/(4. b*L)
!1829 XMLTAXL I+XL2+.LLI+XLL
0!30 XLI lXL2 AXLL I-XLL2
91d 40 30 CONTINUE
01 Id CUPOWCUPOW.Si1 A*XMLT*(A(J)*N(J))**'. /(L;ADUEL/KNDU(J))
901860 21 CONTiNUE
01870 SLOPE(XXLI2-XLO2)/;XL2
9 I8d CUV.)L Pl *( (XL12+ 2*SLO PE) * ( H2* HO2- h2* h2)- . * bLOPES/3.* ( kO2** . -
I10 I9 &s2**3. ) )- 10.*PI*D*oD*D
9 19 · IFCI.EQ. 4) CUVOL=XL2*XLL2*4. b* U- 6. 7 bU* D* *
01910 CUWTnCUVL*bF*CUm)
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Table B-1. Transformer Analysis Program (Cont'd)
bL-O =2. / 3. *2. * V(N")* A(iP)*)( T(* F) * kEQ+ CEbA*A(N )
TWT CO kiT+CUIT J T*O wCO kPO W*CUPO WSLPO W
El I z UT/( JO U1+ I OW)
PkIltI 1 t, T 'l(ll"rOkBil I" IFAbC;( l.E h.."YE5")PkINT 1tfld.COk1,JL;UL.'T
&WC )P k, CUFO k, AS.bI , aDo T
13 CON 1IJN Ul
16 CONTIN;UE
1 7 W.N l1,NUL
1b7 CONJINUL
CALL LAI'E#1IlM(iU.1EHOUiU) PhklNf 9Y,U-l,iOUK
99 IOKMHT(C IrHL, , 4,* 7. 3)
11UU FONMATI'(lf H ,31F6.3)
10i1 .JW.)l1 -~( i&-41I6.-3, P7.1b,,ZFd. 3)
1 02 IOhJrMAI( rin, " k1 kO EFIF")
I1J3 PJINlAI( Irt&," C;OUtWl U C I CUOT /V AUrOhib U.")
1w4 i NOM hL Iri- P " /-UUbb=" I", 1d*V,." 1I ?%L6Ulrjg"NY=*'* d"6. f6," L.IL LOb.S=
&F'7.3," W-I iS/Lb")
1lbS O-,nAi( In ,"  ll.D) Ak LAn-b ULbED",s1b. 1" *'")
1166 OIU I-,AI( I ," LD WhI' S/D L"JUqL.'l A E=", 1 7.-3," Il Ib/PI'LOUND")
107 I'JOid'A1l(Il ," Fltl - .L D=",17.3," IJ. U1=", F 7.3," IN.
& A u=", I.F 7. 4)
Ill OH;4A-|( Irl-,/, IH-, 20( Iri*)," 2 MIL OtTHOOiOL ",2I 0( IH*))
1 2 FOt4hl-T( t- rl,/, IH- 2k)( Ir*)," '2 MIL 4d ALLOY ", l2i( Ir*))
113 ,J-AMh( Ilr-,/,# L1t-20( Il+*)," 2 MIL bUPIEMHLLOY ", 17( IH*))




















Table B-2. Transformer Analysis Printout
TRANSFORM ER ANAL.YSI S- WEI T'PO WER EFF CI  ENCY ATRiX
RUN I. D.=HI WT ORTH . SUPNLY TOROIDS - SUPCIL C CORE
DO YOU WANT DETAILED PRINTOUT?=YES
PUT IN UP TO 6 WINDINGS,IN ORDER FROM C6RE OUTWARD
NUMIBER OF WINDINGS*HICH WINDING -IS PRIMARY?. 3* 2
.VOLTS, AMPS, KIN D( 2=-CT) OF ALL WINDINGS
= 6. 4 3. 15. 2. 29.5 6 B0. 2 32 64* .* .1 I
PUT IN 4 FLUX,ES FOR EACH CORE TYPE,B MUST'.BE USED
( I)ORTHANOL. (2)48 ALLOY.(3) SUPERIALLOY ,(4) C
FLUX ES= 2000, 1000, 00 0, 0 0, . ,: 2080, 1B000 500 0J.
FREQUENCI ES NOT DESIRED( 1, 2 3, &/OR 4)= 1, 2, 0b 4
MINIMUI CORE'DIMENSION=. 12
I F REAL FLUX NOT
CORE
1500, 1 000e 500, 0.
% WINDOW AREA USABLE FOR EACH MATERIAL. 70, 70, 70. 90
COPPER-STACKING FACTOR, RESI STI VI TY(MICRO-OHM IN2/IN), WEI GHTCLBS/IN3),
AND MAX CURRENT DENSITY(AMPS/IN2)= 0.6, 0. 68, 0.32. 3000
SWITCH DATA-.VSATRISE, &FALL TIME(MICRO SECONDS)= 0.25, 1,. i
WATTS/POUND FACTOR(O FOR MATRIX),MAX VOLTS/TURN= 02 0.2
******************** 2 MIL ORTHONOL *******************
WINDOW AREA USED 70. 2
GAUSS= 2000. FREQUEI CY, 6000.
FINAL D= 0.220 IN. D1= 0.'174 IN.
CORE ,LOSS= .7. 658
XD= 0. 0231
WATTS/L B
EFF CORWT CUWT CPOW
0.946 0.044 0.078 0. 335
0.949 0.047 '. 08 4 0.360
0.950 0.050 .-090 0.385
0.951 0.054 0.096 0.413
0.953 0.058 0.103 0.443
0.954 0.062 0. 111 0.474
0.9 54 0. 066 . 119 0. 509
0.954 0.071 0.127 0.'545
0.954 0.076 0. 136 0.584
0.953 0.082 0. 146 0.626









































































Table B-2. Transformer Analysis Printout (Cont'd)
******************* 2 MIL SUPERMALLOY *****************
WINDOW AREA USED 70. %
2000. FREQUENCY=





































































































GAUSS= 1000. FREQUENCY= 6000.























































































GAUSS= 500. FREQUEN CY= 6000.

























































































































































































Table B-2. Transformer Analysis Printout (Cont'd)
****************** I MIL SELECTRONIC C CORE **********
WINDOW AREA USED 90. 2
GAUSSs 1 500. FREQUENCY-





























































5000. CORE LOSSx 3. 480

















































GAUSS= 1000. FREQUEN CY=





























































GAUSS= 500. FREQUEN CY











































































CORE LOSS= 1. 58 5
XD= . 0231
CUPOW
1.995
1. 793
1 .608
1. 438
1. 279
1. 135
I. 001
0.88 1
0.8 10
0. 705
0. 645
5000.
0. 304 IN.
CPO W
0. 064
0. 072
0. 08 2
0. 09 2
0. 104
0. 117
0. 132
6. 149
0. 169
0. 190
0. 215
ASI
29 51.
2703.
2473.
2259 .
2058.
1872.
1 699.
1538.
1426.
128 4.
1 18 7.
D
0. 256
0. 262
0. 269
0. 275
0. 281
0. 288
0. 295
0. 301
0. 308
0. 316
0. 323
CORE LOSS= 0.413
XD= 0.0403
CUPO W
3. 38 6
2.807
2. 300
1.864
1 .542
1. 262
1. 019
0.849
0. 667
0. 570
0. 458
ASI
29 72.
2547.
2171.
1839.
1 575.
1341.
1134.
9 75.
8 13.
708.
59 7.
D
0. 304
0. 317
0. 330
0. 344
0. 358
0. 372
0. 388
0, 404
0. 420
0. 438
0. 456
B-11/B-12
WATTS/LB
0. 154
0. 161
0. 169
0. 177
0.185
0. 194
0. 203
0. 213
0. 223
0. -234
0. 245
WATTS/LB
0. 127
0. 133
0. 139
0. 146
0. 152
0. 160
0. 1 67
0. 175
0. 183
0. 192
0. 201'
WATTS/LB
0. 089
0. 09 7
0.105
0. 114
0. 123
0. 134
0. 145
0. 157
0. 170
0. 185
0. 200
